

Airbag System Basis Chip (SBC) with Power Supply and PSI5 Sensor Interface

The 33789, a SafeAssure SMARTMOS solution, is a mixed signal IC for airbag safety applications. The 33789 provides a cost effective and flexible system IC solution across the range of airbag partitions used in cars and other vehicles.

The 33789 connects to the 12 V vehicle battery and supplies the multiple voltages of a typical airbag system. The 33789 can detect switched input states, communicate with both local and remote crash sensors. It offers an industry standard interface (SPI) and four PSI5 master interfaces. The 33789 has a dedicated safing state machine that complements the airbag's MCU hardware/ software safing approach. Also included are a diagnostic - self protection capability and a programmable analog interface accessible by the system MCU.

The 33789 is well suited for use in low to high end airbag systems by allowing the designer to scale a design for the number of firing loops needed while providing enhanced safety and system reliability.

Features

- Designed to operate 5.2 V \leq V_{PWR} \leq 20 V, up to a 40 V transient
- Safing state machine with programmable sensing thresholds
- Two configurable high-side/low-side drivers with PWM capability
- Four PSI5 satellite sensor master interfaces
- Self-protected and diagnostic capability
- Watchdog and system Power ON Reset (POR)
- Supports complete airbag system power supply architecture, including system power mode control, supplies for squib firing (33 V), satellite sensors (6.3 V), and local ECU sensors and ECU logic circuits (5.0 V)
- Nine configurable switch input monitors for simple switch and Hall- effect sensor interfaces with internal power supply
- 16-bit SPI interface
- LIN 2.1 physical layer interface

Applications

Airbag safety

 Figure 1. 33789 Simplified Application Diagram

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2010-2014. All rights reserved.

ORDERABLE PARTS

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers.

Table 1. Orderable Part Variations

Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

INTERNAL BLOCK DIAGRAM

 Figure 2. 33789 Simplified Internal Block Diagram

PIN CONNECTIONS

Figure 3. 33789 Pin Connections

A functional description of each pin can be found in the Functional Pin Description section beginning on [page 26](#page-25-0).

Table 2. 33789 Pin Definitions (continued)

Table 2. 33789 Pin Definitions (continued)

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Notes

1. Class C: At least one function of the transceiver stops working properly during the test, and will return to the proper operation automatically when the exposure to the disturbance has ended. No physical damage of the IC occurs.

2. The LIN bus voltage is applied on the LIN pin as V_{LIN} during tests.

Table 3. Maximum Ratings *(continued)*

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

THERMAL RATINGS

THERMAL RESISTANCE

Notes

3. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), and the Charge Device Model (CDM) $(C_{ZAP} = 4.0 \text{ pF})$.

4. According to "Hardware Requirements for LIN, CAN, and Flexray Interfaces in Automotive Applications" specification Rev. 1.1/December 2, 2009 $(C_{ZAP} = 150 \text{ pF}, R_{ZAP} = 330 \Omega)$.

5. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

6. [Freescaleís Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature](http://www.freescale.com) [and Moisture Sensitivity Levels \(MSL\), Go to www.freescale.com, search by part number \[e.g. remove prefixes/suffixes and enter the core ID to](http://www.freescale.com) view all orderable parts (i.e. MC33xxxD enter 33xxx), and review parametrics.

Notes

7. V_{SUP} is applied on the VPWR pin as a test condition.

The I/V characteristic and leakage of the pin is performed before and after the test.

The supply pins and LIN must pass the V_S voltage level specified in $Table 4$ without damage.

The failure validation during test is evaluated at RxD.

Tests perform in Normal mode on LIN (Failure on RxD), V_{SUP} (Failure on LIN)^{[\(7\)](#page-8-2)}.

The voltage level found is for information only.

Failure criteria on RxD in Normal Mode: ± 0.9 V and ± 7.5 µs

 Figure 4. Test Circuit for Transient Test Pulses (LIN)

STATIC ELECTRICAL CHARACTERISTICS

Table 5. Static Electrical Characteristics

Characteristics noted under conditions 7.0 V \leq V_{SUP}^{[\(8\)](#page-9-0)} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A =} 25°C under nominal conditions unless otherwise noted.

Notes

8. V_{SUP} is applied on the VPWR pin as a test condition.

Characteristics noted under conditions 7.0 V \leq V_{SUP}⁽⁸⁾ \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A =} 25°C under nominal conditions unless otherwise noted.

Notes

9. IDCREG_OC is the regulator overcurrent detection threshold to trigger the regulator switch between a voltage source and a current source.

Characteristics noted under conditions 7.0 V \leq V_{SUP}⁽⁸⁾ \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A =} 25°C under nominal conditions unless otherwise noted.

Notes

10. Voltage range at the battery level, including the reverse battery diode.

11. Loss of local ground must not affect communication in the residual network.

12. In this LIN Physical Layer EC section, use VSUP to represent VPWR and use VBUS to represent VLIN, in order to be consistent with the LIN Protocol Specification, and other Freescale LIN product specifications.

13. Node has to sustain the current that can flow under this condition. The bus must remain operational under this condition.

14. Guaranteed by design.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 6. Dynamic Electrical Characteristics

Characteristics noted under conditions 7.0 V \leq V_{SUP}^{[\(15\)](#page-17-0)} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{A} = 25^{\circ}$ C under nominal conditions unless otherwise noted.

Notes

15. V_{SUP} is applied on the VPWR pin as a test condition.

16. The switching frequency used for the Boost and Buck supplies is selectable via the SPI with a LIN_CONFIG command at either a low-speed or high-speed switching mode.

Characteristics noted under conditions 7.0 V \leq V_{SUP}⁽¹⁵⁾ \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A =} 25°C under nominal conditions unless otherwise noted.

SYNC PULSE LIMITS FOR SYNCHRONOUS TDM MODE (SEE [Figure 5, Synchronous TDM Mode Sync Pulse Timing](#page-21-0)**)**

SATELLITE TIMING LIMITS FOR SYNCHRONOUS TDM MODE (SEE [Figure 6, Synchronous TDM Mode Satellite Interface Timing](#page-21-1)**)**

SATELLITE TIMING LIMITS FOR SYNCHRONOUS SATSYNC-STEERED MODE (SEE [Figure 7, Synchronous Satsync-Steered Mode Satellite Interface](#page-22-0) [Timing](#page-22-0)**)**

Characteristics noted under conditions 7.0 V \leq V_{SUP}⁽¹⁵⁾ \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A =} 25°C under nominal conditions unless otherwise noted.

CONFIGURABLE DRIVERS

SPI AND SPI MONITOR INTERFACE (SEE [Figure 8](#page-22-1)**. SPI TIMING, WITH AN EXTERNAL PULL-UP OF 47 k OR 110 ΜA ON DO)**

ADDITIONAL COMMUNICATION LINE (ACL) INPUT FOR SCRAP

Characteristics noted under conditions 7.0 V \leq V_{SUP}⁽¹⁵⁾ \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{A} = 25^{\circ}$ C under nominal conditions unless otherwise noted.

LIN PHYSICAL LAYER: DRIVER CHARACTERISTICS FOR NORMAL SLEW RATE - 20.0 KBIT/SEC ACCORDING TO THE LIN PHYSICAL LAYER SPECIFICATION[\(17\),](#page-20-0) [\(18\)](#page-20-6)

LIN PHYSICAL LAYER: DRIVER CHARACTERISTICS FOR SLOW SLEW RATE - 10.4 KBIT/SEC ACCORDING TO LIN PHYSICAL LAYER SPECIFICATION[\(17\),](#page-20-0) [\(19\)](#page-20-1)

LIN PHYSICAL LAYER: RECEIVER CHARACTERISTICS [\(20\)](#page-20-2)

TXD TIMING

Notes

17. Bus load R_{BUS} and C_{BUS} 1.0 nF / 1.0 k Ω , 6.8 nF / 660 Ω , 10 nF / 500 Ω . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See [Figure 9.](#page-23-0) In [Figure 9,](#page-23-0) use VSUP to represent the VPWR pin, and use GND to represent both the GND and GND_LIN VLIN pins, in order to be consistent with LIN Protocol Specification, and other Freescale LIN product specifications.

18. See [Figure 10.](#page-23-1)

19. See [Figure 11.](#page-24-0)

20. V_{SUP} from 7.0 to 18 V, bus load R_{BUS} and C_{BUS} 1.0 nF / 1.0 k Ω , 6.8 nF / 660 Ω , 10 nF / 500 Ω . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See [Figure 9](#page-23-0).

21. See [Figure 12.](#page-24-1)

- 22. The LIN is in Recessive state and the receiver is still active.
- 23. The First Dominant bit delay normally has no impact to LIN communication, but may need additional care on the software for ISO 9141 (K-line) communication initialization.

TIMING DIAGRAMS

 Figure 6. Synchronous TDM Mode Satellite Interface Timing

 Figure 7. Synchronous Satsync-Steered Mode Satellite Interface Timing

 Figure 8. SPI Timing

33789

Note R₀ and C₀: 1.0 k $\Omega/1.0$ nF, 660 $\Omega/6.8$ nF, and 500 $\Omega/10$ nF.

 Figure 9. Test Circuit for Timing Measurements

 Figure 10. LIN Timing Measurements for Normal Baud Rate

 Figure 11. LIN Timing Measurements for Slow Baud Rate

 Figure 12. LIN Receiver Timing

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 33789 provides an integrated solution for multiple basic functions in an air bag control module.

As a system basis chip, the 33789 supplies different voltages to a complete airbag system with centralized power management. It controls the wake-up and power down of the system through the Power Mode Control function. It runs the Watchdog State Machine to respond to the MCU refresh and controls all of internal and external resets. It operates in Safing mode to prevent inadvertent deployment of the airbags, and thereby secure the occupants safety. It also operates in Scrap mode, to allow for the disposal of the unused pyrotechnic devices (squibs) at the end of vehicle life. For different voltage applications, it uses internal switches to boost battery voltage up to 33 V to supply external squib drivers and to charge the energy reserve. It then combines internal buck switches and the charge pump to create bus and sync supplies for satellite sensors, and uses an external bipolar transistor to supply V_{CC} for all on-board IC cores.

 Safing is another key function of the 33789. There are four SPI5 satellite sensor interfaces, nine DC sensor inputs, and one highly accurate analog input, equipped on the 33789 for the airbag system acquiring different types of safing data. The SPI Monitor in the safing block monitors on-board sensor data and satellite sensor data read by the MCU via the SPI. The on-chip safing logic compares all of the sensor data to the configurable thresholds, and thereby determines whether a safety event (collision) is happening. Whenever a collision is detected, an arm control will be created in which complementary ARM and DISARM logic outputs are activated.

 The 33789 can output two PWM signals with high-side/low-side configurable drivers, which can be used to drive alert indicators. The 33789 outputs a multiplexed analog signal to the MCU for diagnostics on all DC sensors, power supplies, and configurable driver outputs.

 A LIN / ISO-9141 physical layer interface can be used to communicate with either LIN based Occupant Classification Systems or vehicle diagnostics. Its communication mode can be selected by the MCU through the SPI.

FUNCTIONAL PIN DESCRIPTION

POWER SUPPLY INPUT (VPWR)

 VPWR is the system power supply input. It takes a protected 12 V vehicle battery input, which should be protected for load dump and reverse battery. Additional filtering is preferred for better EMC performance.

WAKE-UP INPUT (WAKE)

 WAKE is a battery voltage, active high logic input. When activated, it brings the system out of sleep mode by starting the boost and buck converters.

Internally, the WAKE input is implemented with a 200 k Ω pull-down resistance and a 1.0 ms glitch filter.

BOOST SWITCH OUTPUT (BSTSW)

BSTSW is an internal low-side switch output. When the switch is turned on, its voltage will be pulled down close to GND (V_{BSTGND}), thus increasing the current in the boost inductor. When the switch is turned off, the un-interrupted current will charge the boost capacitor.

BOOST SUPPLY INPUT (VBST)

The VBST pin is externally connected to the boost capacitor. It inputs $V_{\rm BST}$ as a regulated higher voltage supply, and distributes it internally for all sub-system applications.

BOOST COMPENSATION CONNECTION (BSTCOMPX)

The two boost compensation pins are used for connecting an external RC filter in the boost converter feedback loop.

ENERGY RESERVE SWITCH OUTPUT (ERSW)

 ERSW is an energy reserve control output. It is connected to a charge/discharge switch pair. When the energy reserve voltage across the energy reserve capacitor C_{ER} is lower than the target value, the internal charge switch will be turned on to provide source current from the boost supply to charge C_{ER} . A short discharge pulse can be used for measuring C_{ER} capacitance and ESR.

ENERGY RESERVE MONITOR (VER)

VER is a voltage input for the system, to monitor the voltage across C_{ER} , to maintain enough energy storage.

ENERGY RESERVE DIAGNOSTIC INPUT (VERDIAG)

VER and VERDIAG both monitor the voltage across C_{ER}. However, VERDIAG only takes AC samples coupled by an external capacitor. The VERDIAG sample will be processed with 10-bit ADC and sent to the MCU for C_{ER} diagnostics.

BUCK SWITCH OUTPUT (BUCKSW)

BUCKSW is a synchronous half-bridge switch output for the buck converter, to create V_{BUCK} on C_{BUCK}. When V_{BUCK} is below the target threshold, the high-side switch is turned on to charge C_{BUCK}, sourcing current from the internal V_{BST} connection. Once V_{BUCK} has reached the threshold, the high-side switch is turned off and the low-side driver is turned on for the current circulation.

BUCK SUPPLY INPUT (VBUCK, VBUCK_R)

The 33789 uses two pins to input V_{BUCK}. VBUCK provides supply source for the Sync charge pump and other internal applications, while VBUCK_R shares all applications except Sync.

BUCK COMPENSATION CONNECTION (BUCKCOMPX)

The two buck compensation pins are used for connecting an external RC filter in the buck converter feedback loop.

CHARGE PUMP CAPACITOR CONNECTION (CPCX)

A charge pump capacitor is connected between CPC1 and CPC2.

SYNC SUPPLY CONNECTION (VSYNC)

The internal charge pump outputs current to charge C_{SYNC} , which is externally connected on this pin, to achieve V_{SYNC} . The satellite sensor interface block sources V_{SYNC} to create sync pulse internally.

DEDICATED GROUND CONNECTIONS FOR SWITCHING POWER SUPPLIES (BSTGND, BUCKGND, CPGND)

 There are three dedicated ground connection pins designed for the boost converter, buck converter, and charge pump ground returns respectively, to shorten their own current loops for the best EMC performance. Eventually, all of ground pins, including GNDA, VSS, GND_LIN, and GND_PSI, must be connected together and terminated on the circuit board ground.

ANALOG GROUND (GNDA)

The ground return terminal or ground source pin for analog circuits.

DIGITAL GROUND (VSS)

The ground return terminal or ground source pin for logic circuits.

5.0 V VCC TRANSISTOR BASE DRIVER OUTPUT (VCCDRI)

The VCCDRI pin is an internal driver output to control the base pin of an external PNP transistor to regulate 5.0 V V_{CC}.

5.0 V VCC INPUT (VCC)

The VCC pin is used to input 5.0 V V_{CC}, which supplies the internal analog circuit and provides feedback for the linear regulator.

2.5 V V_{DD} CONNECTION (VDD)

2.5 V V_{DD} is converted from VPWR and VBUCK, to supply internal logic circuits. The VDD pin is the connection point between the internal VDD regulator driver and its external load capacitor.

RESET (RESET)

The RESET pin is the reset driver output to issue global resets to other system ICs.

PRODUCTION PROGRAMMING AND TEST (PPT)

 The PPT pin is an active high enable input. It will be only used by manufacturers to program and test the circuit during production. It should not be connected to any application circuit externally. The PPT pin should be grounded to secure airbag system operation.

LIN INTERFACE (LIN)

 The LIN pin is a LIN 2.1 compatible physical layer interface to communicate with devices or diagnostic systems external to the airbag ECU.

LIN GROUND (GND_LIN)

The dedicated ground for LIN (or K-line) interface.

UART CONNECTION (TXD, RXD)

The 33789 uses TXD and RXD ports to receive and transmit 5.0 V logic level LIN bus data through the MCU UART interface.

DC SENSOR INPUTS (INX)

 There are nine switch mode analog inputs, IN1 through IN9, on the 33789 to monitor the switch mode sensor status of up to 9 independent DC type sensors. The sensors can be Hall-effect sensors, resistive sensors, on/off switches, or any other regular analog sensors. The 33789 supplies one of four selectable bias voltages for each channel, multiplexes the sensor inputs, and outputs them in serial to the MCU through the AOUT pin.

ANALOG DIAGNOSTIC OUTPUT (AOUT)

 The AOUT pin outputs multiple scanned, rescaled, and buffered analog signals to the MCU. With the AOUT signal, the MCU can read DC sensor status, and conduct diagnostics on DC sensors, configurable driver outputs, and all power supplies.

CONFIGURABLE DRIVER OUTPUTS (OUTX_D, OUTX_S)

 The 33789 provides two general purpose low current drivers. Each one can be independently configured as either a high-side or a low-side driver by a SPI command. Both the drain and the source terminals of each driver have dedicated pins for external connections.

SATELLITE SENSOR INTERFACES (PSI5_X)

The four satellite sensor interface pins, PSI5_1 through PSI5_4, provide four PSI5 V 1.3 physical connections. All four channels can be enabled or disabled via SPI commands. Each channel can be used to connect up to three satellite sensors in PSI5-P10P-500/3L Synchronous TDM mode, or up to two satellite sensors in Synchronous Satsync-steered mode. The MCU can retrieve the currentmodulated sensor data and query the channel status via the SPI.

SYNC-PULSE ACTIVATION SIGNAL INPUT (SATSYNC)

 The MCU provides a periodic Satsync signal to the 33789 at the SATSYNC pin to activate higher voltage sync pulse generation, The 33789 adds the sync pulses on each satellite channel in sequence, to synchronize the satellite data sampling.

SATELLITE SENSOR INTERFACE CLOCK INPUT (CLK)

 The PSI5 interface block receives a 4.0 MHz clock input from the MCU at the CLK pin, and uses it for satellite sensor signal decoding and synchronizing other internal logic processing.

SATELLITE GROUND (GND_PSI)

GND_PSI is a dedicated common ground connection point for all PSI5 satellite sensor channels.

SERIAL PERIPHERAL INTERFACE (SPI) DATA INPUT (SI)

 Since the 33789 is configured as a slave device connected on the Master Out Slave In (SI) line of SPI bus, the SI pin is implemented as an SPI data serial input pin.

SPI DATA OUTPUT (SO)

SO is a Slave Data Output pin for the 33789 to send serial data out via the SPI bus.

SPI CLOCK (SCK)

 The 33789 uses the SCK pin to receive the SPI clock signal from the MCU. The SPI clock is used to synchronize the data transaction and the logic processing at the SPI interface block.

SPI CHIP SELECTS (CS)

The MCU selects to communicate with the 33789 by pulling \overline{CS} pin to ground. Once the data transaction is completed, the voltage level on the $\overline{\text{CS}}$ pin will return high.

CHIP SELECTS FOR SPI MONITOR (CS_X)

When the MCU sends a "sensor request" over the SPI interface, the 33789 SPI Monitor listens to the sensor response and extracts valid sensor data from up to four sources using additional chip select signals on \overline{CS} x:

- $\overline{\text{CS}}$: dedicated for satellite sensors
- CS A: Intended for an on-board accelerometer
- **CS** B: Intended for an on-board accelerometer or an expansion satellite receiver
- $\overline{\text{CS C}}$: Intended for an expansion satellite receiver

ANALOG SENSOR INPUT (A_SENSOR)

 There is one analog safing sensor input on the 33789. The analog signal input from the A_SENSOR pin is processed by a 10-bit ADC and digital filters. The 10-bit sensor data result will be stored in a holding register for the SPI reading.

ANALOG SENSOR SELF-TEST (ASST)

 The MCU can run a self-test on the on-board analog sensor without triggering Arming. The MCU would need to issue a disable signal to the safing block to ignore the analog sensor data during its self-test period. The ASST pin on the 33789 is the digital input to receive this disable signal. Once the ASST pin is pulled high by the MCU, the internal digit filter will not process the analog sensor data, and the analog sensor register will not be loaded for comparison.

ARM OUTPUT (ARM, DISARM)

 The 33789 uses a pair of digit output pins, ARM and DISARM, with opposite logic, for the Arming output. They can be directly used by squib drivers as a squib firing enable and/or disable inputs.

Both the ARM and DISARM pins are set to high-impedance under the following conditions:

- During resets
- Arm Lockout
- While the Safing State Machine is in Start-up mode

SCRAP CONTROL (SCRAP)

 The SCRAP pin on the 33789, is also called ACL input, for an Additional Communication Line, per the ISO-26021 standard. It is a digital signal input to receive the ACL signal from either the MCU or an external device. The ACL signal will be used by the 33789 to determine if it should stay in, or enter into Scrap mode from Arming mode during its scrap handshaking with the MCU.

FUNCTIONAL INTERNAL BLOCK DESCRIPTION

MC33789 Function Block Diagram

BOOST CONVERTER

 The boost converter uses an internal power switch combined with external passive components, to create a 33 V boost supply from the 12 V battery input. The 33 V boost output is used for:

- Charging energy reserve capacitor
- Firing squibs when a safing is detected and the battery input is still available
- Power source for all other lower voltage supplies

The boost switch is activated by a wake-up signal, and its operation is controlled by the MCU through the SPI command.

ENERGY RESERVE CONTROL

 The energy reserve is a power backup for the air bag system. When a vehicle accident happens and the battery supply is lost, the energy reserve can provide sufficient power to support the system to continuously collect sensor information, process safing messages, and fire squibs, for a time determined by the capacity of the energy reserve.

To secure the energy reserve function, the 33789 has implemented sophisticated controls:

- Monitoring V_{BST} and V_{ER} to determining when the energy reserve capacitor C_{ER} needs to be charged.
- Controlling the turn on time of the high-side charge switch, to keep V_{ER} close to V_{BST} , and limiting the inrush charge current.
- **Executing a MCU command to diagnose C_{ER} by momentarily turning on the low-side discharge switch (while turning off the high**side charge switch), and accurately measuring the V_{ER} changes.

 Figure 14. Boost Converter Block Diagram

 Figure 15. Energy Reserve Control Block Diagram

BUCK CONVERTER

The buck converter creates a step-down intermediate supply voltage, $V_{Buck} \approx 9.0$ V, from the 33 V V_{BST}. It uses a synchronous buck structure, and controls the internal power switches running at 140 kHz, the same frequency as for the boost switch. The switches are fully protected against overvoltage, overcurrent and overtemperature.

 The buck converter operation is under control of the power mode signal and SPI commands from the MCU. The buck converter status can be read via the SPI, and its output voltage, V_{BUCK} , can be monitored via AOUT by the MCU.

The 33789 provides redundant pins to input V_{BUCK} for the voltage regulation and further power conversions.

 Figure 16. Buck Converter Block Diagram

SYNC SUPPLY FOR PSI5 INTERFACE

 To create a regulated sync pulse supply with a voltage at least 5.0 V above the bus voltage for the PSI5 satellite sensor interface, the 33789 uses a charge pump to "double" V_{BUCK}. The charge pump switches are operated at 160 kHz, with output current limitation. The MCU enables the sync supply and monitors V_{SYNC} via the AOUT for diagnostics.

LINEAR REGULATORS

The 33789 drives an external PNP transistor to provide a 5.0 V V_{CC} output. This design can reduce the IC power dissipation and offers the ECU designer system design flexibility.

As the prime core power supply, V_{CC} can be shared by the 33789 with other on-board ICs.

The 2.5 V V_{DD} used for the 33789 internal circuitry is created by an internal linear regulator, using V_{PWR} (for start-up) and V_{BUCK}. It utilizes an external capacitor through the VDD pin.

WATCHDOG AND RESET

 The Watchdog State Machine monitors the system clock by reading refresh messages from the MCU via the SPI, and applies state control and power mode control accordingly.

 The MCU periodically sends watchdog refresh messages within the watchdog time window. If the refresh to the window watchdog has failed, a system reset will be issued. The RESET pin will be pulled low to drive external reset.

The reset control is also linked to the V_{CC} monitor and the V_{DD} monitor to ensure their output voltages are within the defined tolerances.

 Figure 17. Sync Supply Block Diagram

 Figure 18. Linear Regulators and Watchdog Block Diagram

SATELLITE SENSOR INTERFACE PSI5

 The 33789 provides four satellite sensor interface channels to collect data from up to 12 remote satellite sensors. The physical link is a two-wire pair.

 The satellite sensor interface implements the P10P-500/3L mode, as defined in the PSI5 technical specification V1.3 protocol. It also supports 10-bit Synchronous Satsync-Steered mode operation. The interface receives data in synchronous mode only. In addition, a method is provided to allow implementation of the bi-directional communication feature, also defined in PSI5 V1.3, under software control.

All four satellite channels can be independently enabled or disabled via SPI commands. The selection of communication mode and the status acquisition are also controlled by the MCU via the SPI.

The physical layer of the PSI5 interface supplies continuous power and synchronization pulses, created from V_{BUCK} and V_{SYNC} respectively, to the remote satellite sensors. It senses the satellite current draw to receive the Manchester-encoded current modulation signals from the sensors. The interface converts the Satsync signal from the MCU to synchronize the sensor data transmission, and uses the CLK signal from the MCU as a time base for the Manchester decoding.

Each satellite channel has three registers to store decoded messages from up to three satellite sensors. The messages are accessible to the MCU over the SPI. Each channelís fault condition is isolated from the others. All four channels are independently protected from short to GND or battery.

 Figure 19. Satellite Sensor Interface and Analog Sensor Input Block Diagram

ANALOG SENSOR INPUT

 There is one analog sensor input port provided on the 33789 for a sensitive analog safing sensor signal. The analog input shares a 10-bit A/D converter with the VERDIAG input. The periodic Satsync pulses trigger the A/D conversions.

 The digital result of the analog sensor input is saved into a 10-bit analog sensor data register. It can then be read via the SPI and monitored by the safing logic in the same way as the satellite data from the PSI5 interface. The ASST input receives an inhibit signal from the MCU during the analog sensor self-test to stop the buffer register updating, thus avoid the Arming output triggered by an Analog Sensor Self Test fault condition.

DC SENSOR INTERFACE

 The DC sensor interface provides 9 channels for Hall-effect sensors, resistive sensors or simple ON/OFF type switching sensors, such as seat belt buckles, seat track position sensors, etc. All nine inputs are multiplexed and buffered before they are output to the MCU through the AOUT pin. The multiplexer is controlled by SPI commands.

The DC sensor interface not only monitors the voltages at each input, but also provides a bias supply with four selectable regulated voltages for each sensor output stage. The supply regulator is capable of measuring and limiting the load current. If the load current exceeds the overcurrent detection threshold, the voltage regulator will enter into a protection mode and become a current source. During the transient period, the regulator output voltage will be increased to maintain the supply current near the current limit level, which is required by the load resistance in the Hall-effect sensor, to establish a sensing signal voltage. The DC sensor load current I_{INX} to the analog output voltage $V_{A\text{OUT}}$ conversion curve for the AOUT monotonic operation can be found in **Figure 21**.

The DC sensor interface allows dual-point measurement that eliminates common-mode ground offset for implementation of sensors without a ground return to the ECU. The DC sensor interface system is capable of diagnosing whether a sensor switch is in a valid position, open circuit, short circuit to other channels, or other vehicle voltage potentials.

There is a low-current active pull-down circuit at each INx input, to discharge the residual voltage after the channel is deselected. The circuit stays activated as long as the DC sensor interface block is enabled and the channel is unselected until the channel is once again selected.

To prevent damage caused by external fault conditions, the interface local temperature is monitored with a safety feature of overtemperature shut down. The bias supply regulator configuration and the current limit functions are controlled by SPI commands, and the fault conditions including the overtemperature error, can be read via the SPI. An internal reset automatically deactivates the bias supply regulator and all of multiplexers and switches.

ANALOG OUTPUT FOR DC SENSOR MONITOR AND ANALOG DIAGNOSTICS

 The AOUT pin is for SPI controlled multi-function analog output with an analog buffer amplifier. According to the SPI command, the instant AOUT voltage can be:

- One of the DC sensor inputs with selected bias supply voltage, or the sensor load current
- One of the system power supply voltages (rescaled), including the energy reserve diagnostic measurement
- One of the output pin voltages from the two configurable drivers

The AOUT signal provides a convenient access for the MCU to extract the DC sensor status and conduct diagnostics for all of above sub-systems.

 Figure 20. DC Sensor Interface and Analog Output Block Diagram

 Figure 21. VAOUT vs. IINx Monotonic Operation

SERIAL PERIPHERIAL INTERFACE (SPI)

The 33789 SPI interface uses a slave configuration. It features:

- 16-bit data frame
- Up to 8.0 MHz SPI clock
- ï 5.0 or 3.3 V compatibility (receives 3.3 V SPI inputs without a level shifter)
- Three extra chip selects $\overline{CS_A}$, $\overline{CS_B}$, and $\overline{CS_C}$ to support SPI monitor extract on-board digital sensor data for up to four sensors.

 Figure 22. Communication Interfaces Block Diagram

LIN Physical Layer

The LIN physical layer is LIN 2.1 compliant, and supports three communication speeds by changing the output slew rate:

- LIN: up to 10.4 kBaud
- LIN: up to 20 kBaud
- ISO 9141 (K-line): up to 100 kBaud

This external communication interface can also be configured to directly output one of four satellite sensor channel's Manchester code.

SAFING LOGIC

 The Safing Logic block utilizes a logic structure, which is independent of the MCU, to monitor both on-board sensors and satellite sensors, to determine the vehicle safety status, and verify the necessity to warrant Arming deployment of the airbag system. The functions of each section can be summarized as following:

- 1. SPI Monitor and Decoder:
- Extracts all of the sensor data transferred on the SPI in responding the MCU requests
- Checks the sensor data whether they are in valid ranges and in the correct sequence requested by the MCU
- 2. Safing State Machine:
- Applies overall safing control
- Supports 5 exclusive operation modes:
	- •Start-up Mode
	- •Diagnostic Mode
	- **•Safing Mode**
	- **•Scrap Mode**
	- **•Arming Mode**

33789

3. Safing Control Counters:

Data Valid Counter

•Incremental by each sensor message containing valid data

•Read by the MCU to determine if the safing logic has sufficient sensor data

Sequence Counter

•Incremented by each valid sensor message

ïEnsures the sensor data is requested by the MCU in the correct range of values, and aligns the sensor data to the corresponding safing threshold

- 4. Safing Threshold Logic:
- ï Ensures the safing threshold values can be reliably written and read through a secure protocol run by the MCU
- 5. Safing Compare Logic:
- Compares sensor data with configured threshold aligned by the sequence counter
- Increments the incident counter (sample counter) whenever the sampled sensor data value is beyond the thresholds
- Checks the incident counter to determine if Arming should be asserted.
- 6. Arming Enable Output:
- ï A pair of complementary logical outputs used to enable the external arm circuit and/or squib drivers for deployment.

 Figure 23. Safing Logic Block Diagram

CONFIGURABLE GENERAL PURPOSE DRIVERS

 The 33789 offers two general purpose drivers. Each one can be configured as either a high-side driver or a low-side driver via the SPI. Both drain and source terminals of each driver have connect pins on the package, for external configuration convenience.

The driver output pins can withstand shorts to as low as -1.0 V, as high as V_{PRW} + 1.0 V, and up to 27 V for 5 minutes. They will survive with 40 V load dump. The driver output current capability is 70 mA with current limitation. The driver has integrated diagnostics and short-circuit protection. The output status can be checked by the MCU via the SPI. All output pin voltages can be monitored at the multiplexed analog output pin AOUT.

 The driver control block has a built-in 128 Hz 6-bit PWM modulator. Thus, the driver can be used as a dimmable indicator driver (such as an LED). When this option is selected, the activation of both drivers will be logically synchronized, which means both drivers will be turned on simultaneously. This allows an application to combine both drivers in parallel to drive a single load with a doubled drive capability.

The output stage has slew rate control and thermal shut down features to improve performance and reliability.

 Figure 24. Configurable General Purpose Driver Block Diagram

FUNCTIONAL DEVICE OPERATION

OPERATING MODES

POWER MODE CONTROL

 The 33789 Power Mode Control controls the start-up activation of both boost and buck power supplies, based on the voltages on the VPWR and WAKE pins.

The Wake input is a battery voltage, active-high logic input, and the detection threshold is normally V_{PWR}/2. When the battery input at the VPWR pin exceeds the low-voltage lockout threshold $V_{\text{BST UV}}$, and the WAKE state is active (logic high), both the boost and buck converters are started. This low-voltage lockout threshold is also used as the ignition status threshold. The MCU can receive an indication that the threshold has been exceeded, when using the SPI STATUS to read the IGNSTSAT status and receiving the signal IGN=1 (see [Table 32](#page-68-0)).

 Hysteresis is applied to prevent inadvertent deactivation of the boost supply. [Figure 25](#page-39-0) shows the glitch suppression of the Wakeup signal.

Figure 25. Wake Glitch Suppression

The suppression results of the above six marked scenarios in [Figure 25](#page-39-0) are:

- 1. No change of sleep mode state, but current consumption may exceed specification for sleep mode.
- 2. The Sleep mode current returns to within specified limits.
- 3. Power supply exits Sleep mode. Switches start operating if applicable voltages exceed the undervoltage lockout threshold, but the Sleep Reset is still active, because of its 10 ms delay in response to the Wake-up signal. The system stays in Sleep mode.
- 4. Sleep Reset is released and the entire system starts operating. After this point, a SPI command to turn off switches would not be executed, but would be latched and wait for the WAKE signal change to low.
- 5. The latched SPI command to turn off the switches would not be executed if the Wake signal has turned to a low less than 1.0 ms.
- 6. After the Wake signal stays low for more than 1.0 ms, the latched SPI command to turn off the switches is executed and the system is turned off.

To simplify the power supply state diagrams, an internal active low signal Sleep Mode needs to be introduced.

[Figure 26](#page-39-1) shows the logic relation between the Sleep Mode signal and the Wake signal, SPI Buck_off command, and Sleep_Reset status.

Figure 26. Sleep Mode Control Logic

With the Sleep Mode signal, the 33789 power mode control logic can be illustrated in the following diagrams.

Sleep Mode =0

VBUCK DIAGNOSTIC AND V_{CC} RESTART

[Figure 29](#page-40-0) indicates "V_{BUCK}_OK = 1" is a necessary condition for V_{CC} start. In a specific case, it can be V_{CC} dependent. The situation could happen during the process of an MCU read of V_{BUCK} from the AOUT pin, via the analog MUX, when V_{CC} is incidentally turned off and attempted to be turned back on.

 Figure 30. V_{BUCK} Diagnostic and V_{CC} Clamping

In [Figure 30,](#page-40-1) the analog MUX output is clamped to V_{CC}, to protect the 5.0 V buffer amplifier. When V_{CC} is turned off, both the input and output of the MUX are clamped to GND, pulling the V_{BUCK}_OK comparator input below 1.0 V, therefore, "V_{BUCK}_OK = 0". This logic status will lock out V_{CC} from a restart, as long as the MUX is not changed by an internal reset.

In vehicle applications, when the battery voltage drops very low, V_{PWR} will fluctuate near the V_{BST-UV} threshold. This particular operation condition will cause both the boost and buck switches to oscillate, resulting in a V_{CC} on-off restart cycle, as described in [Figure 27](#page-40-2), [Figure 28](#page-40-3), and [Figure 29](#page-40-0) respectively. Other possible conditions causing V_{CC} to turn off, can be found in [Figure 29](#page-40-0), the VCC Control Logic Diagram.

If the MCU can always read V_{BST} and show that V_{BST} is in the specified normal operation voltage range, just before reading V_{BUCK}, the buck capacitor should be able to hold the valid voltage long enough to ensure that V_{CC} will not drop off before the V_{BUCK} diagnostic read is complete. This software implementation can avoid a V_{CC} restart difficulty in the low V_{PWR} fluctuation condition. Users can also find other hardware solutions, with external configurations, to prevent V_{CC} from dropping below its threshold, flipping the V_{BUCH} OK comparator output.

INTERNAL POWER SUPPLY

The 2.5 V internal supplies are created, based on two voltages: V_{PRE} HIGH and V_{PRE} LOW.

*V*PRE_HIGH *Regulator*

V_{PRE HIGH} provides supply for the power switches. The V_{PRE HIGH} regulator starts operation with the VPWR input. After the VBST output reaches the normal value, it switches the source to VBST.

The V_{PRE HIGH} switch control logic can be described with the following truth table in [Table 7.](#page-41-0)

VPRE_LOW Regulator

V_{PRE LOW} supplies power for the logic and bandgap circuits. The V_{PRE LOW} regulator starts operation with the VPWR input. After the VBUCK output reaches the normal value, it switches the source to VBUCK.

 Figure 32. V_{PRE_LOW} Regulator

The V_{PRE LOW} switch control logic can be described with $Table 8$.

V_{2P5} and V_{DD} Regulators

The 4.5 V V_{PRELOW} is used to create a 2.5 V internal supply V_{2P5}, which supplies the analog circuit, and its buffered output V_{DD} supplies digital circuit.

 Figure 33. 2.5 V Internal Supply Regulators

VDD Output Capacitor and Diagnostics

The V_{DD} regulator is switched off for about 6.0 µs every 200 ms. Once the capacitor is disconnected or out of tolerance, the output voltage will drop and the V_{DD} undervoltage error can be detected.

33789

WATCHDOG STATES AND RESET

Types of Resets and Reset Sources

The reset functions of the 33789 control both its internal resets and the external resets on all of the devices in the system equipped with a reset input.

The internal reset is triggered by the V_{DD} voltage thresholds and the internal bandgap regulator status.

The external RESET pin is driven by the following reset sources:

- V_{CC} voltage monitor
- Window watchdog
- V_{DD} voltage monitor
- Open ground monitor (for GNDA and VSS)
- Internal bandgap regulator monitor

[Figure 34](#page-43-0) shows the logic relation between all of the resets and all of the reset sources.

 Figure 34. Reset Logic

The functions of the reset signals are:

- Internal Reset: Resets all internal blocks except Safing and Watchdog
- WSM_Reset: Resets Watchdog State Machine
- SSM_Reset: Resets Safing State Machine
- Analog Reset: Arm enable for ARM / DISARM
- Sleep_Reset: Resets Sleep_Mode Logic

Start-up Behavior

After wake-up, when V_{CC} ramps up, the internal power supply holds the RESET pin low and keeps the watchdog in a "INITIAL" state with the 33789 status register bit WDR = 0, which indicates the reset is not caused by any watchdog error. The register is guaranteed by design to be inactive during the V_{CC} ramp up period.

When the power-on delay has elapsed and V_{CC} has entered into the valid voltage range, the $\overline{\sf{RESET}}$ pin is released and the system operation starts.

The Watchdog State machine (WSM) does not start its operation until the first watchdog feed command is received.

Before the first watchdog refresh, the ARM and DISARM outputs are forced to maintain their high-impedance states.

Watchdog Window

A watchdog window is defined as a time window between two adjacent watchdog refreshes. The 33789 uses software watchdog, it periodically receives watchdog refresh signals from the MCU through the SPI interface.

A successful watchdog refresh is a SPI command, WDOG_FEED (high or low), followed by another SPI command, WDOG_FEED (low or high), within a designated watchdog window. (See [Figure 35,](#page-44-0) Watchdog Windows)

Once the 33789 receives the first WDOG FEED command, the first successful refresh occurs and the watchdog transits from "INITIAL" state to "DRIVE" state. (See [Figure 36](#page-45-0), Watchdog State Diagram)

 Figure 35. Watchdog Windows

Watchdog Error

WDOG Error is defined as:

NOT [WDOG OVERIDE]

AND

[WDOG_FEED with same polarity as the previous feed

OR

WDOG_FEED before the min. window time to the previous feed

OR

WDOG FEED after the max. window time to the previous feed]

WDOG Refresh OK is defined as:

WDOG_FEED with opposite polarity to the previous feed

AND

WDOG FEED after the min. window time to the previous feed

AND

WDOG_FEED before the max. window time to the previous feed

If a window watchdog refresh fails, the RESET pin will be pulled down for 1.0 ms to reset the system, and the 33789 internal status register will set the Watchdog Error Status bit WDR = 1, to indicate a watchdog error is the source of the reset.

The value of the WDR bit is latched and can be read by the MCU via the SPI STATUS request command. The WDR bit is cleared by either a WSM_Reset or a correct WDOG_FEED.

 Figure 36. Watchdog State Diagram

Arm Lockout and WDOG_TEST

During a system reset, both the ARM and DISARM pin outputs are forced to the high-impedance state, which is called Arm Lockout. To individually test ARM and DISARM (The tests allow both the ARM and DISARM pins to be set to "1" or "0" at same time) while the WSM is still running in the background, the WSM can be set to the WDOG OVERRIDE state after a WSM reset, or insert the SPI command of WDOG_TEST from the DRIVE state, to avoid setting ARM_LOCKOUT = 1.

Though watchdog error always causes a system reset, which can be measured at the RESET pin and can be checked by using the SPI STATUS command to read the bit WDR = 1, it does not always cause an Arm Lockout, which depends on the WSM running in the DRIVE state, or in the WDOG TEST state before the watchdog error occurs. Regardless whether the watchdog error causes an Arm Lockout, the WSM_Reset always brings the WSM back to the INITIAL state, with the setting of ARM_LOCKOUT = 0 and WDR = 0 at the end of the system reset.

To facilitate testing of the watchdog error function, the SPI command WDOG_TEST can be used to prevent the Arm Lockout caused by a watchdog error. This command is only valid for the next watchdog window: A WDOG TEST command has to be inserted before a watchdog error (invalid refresh or missing refresh) within the same watchdog window. Thus, once the error occurs, the consequential resets would not cause an Arm Lockout. (See [Figure 37](#page-46-0) for some typical examples of successful and unsuccessful inserted SPI WDOG_TEST commands)

 Figure 37. Successful and Unsuccessful WDOG Test Examples

Arming Logic

When an internal Arm signal is created, it shall be output through the ARM and DISARM pins only when the following conditions are satisfied:

While in WDOG_OVERRIDE state OR While in DRIVE state with [SSM_Reset inactive AND Arm_Lockout inactive]

In any other conditions, the internal ARM / DISARM control signal shall never be sent to the output, and the output pins ARM and DISARM shall be set to high-impedance.

Whenever an Analog Reset is created, the ARM and DISARM outputs are set to high-impedance to inhibit outputs by an analog implementation, as a part of failure mode control, the Arming logic result will be ignored.

SATELLITE SENSOR INTERFACE

PSI5 Interface

The satellite sensor interface (see [Figure 19\)](#page-34-0) on the 33789 serves as master interface. Each one of its channels independently supplies a regulated DC voltage $V_{SAT~OUT}$ to its satellite devices. At the same time, it monitors the current draw to receive the sensor signals. The output current can be limited for fault protection. The satellite sensors transmit Manchester-encoded data with current modulation. The Manchester coding uses a rising edge to represent logic "0" and a falling edge to represent logic "1".

Figure 39. Current Modulation and Manchester Bit Encoding of Satellite Sensor

- The PSI5-P 10P -500/3L mode of PSI5 V1.3 protocol has the following features:
- PSI5-P: Peripheral Sensor Interface Parallel Bus mode
- 10P: 10 data bits $+$ 1 parity bit
- -500: 500 µs nominal synchronization period
- /3: three time slots for sensor data
- \cdot L: 125 kbps

	the first transmitted bit									
				S2 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9						

Manchester code example to transmit 0x1E7 = 01 1110 0111b

Figure 40. Satellite Data Frame Format

The even parity is checked for the entire data transmission except the start bits. If a parity error is detected, an error message will be sent to the MCU.

The 33789 automatically calibrates the sensor clock, to align the sampling timing of the receiver for the Manchester decoding.

Each channel has implemented an input data filter to remove the glitch from the input signal and recover data from waveform distortion, to reduce the decoding error. The input data filter includes sampling / holding circuit, shift register, and majority detector.

If one or more of following statements are true, a Manchester Error will be directed to the MCU:

- Two valid start bits are detected, and at least one of the expected 13 mid-bit transitions are not detected.
- Two valid start bits are detected, and more than 13 mid-bit transitions are detected.
- Two valid start bits are detected, and the sampled logic levels before and after any of the 13 expected mid-bit transitions are the same.

Synchronous Operation Modes

To synchronize the sampling of satellite sensor data, the master interface circuitry on the 33789 creates a sync pulse with increased voltage added on the top of sensor supply voltage V_{SAT_OUT} , to signal the initiation of sampling to the satellites. The MCU periodically sends a satellite synchronization signal (Satsync) to the 33789, to activate the sync pulses and controls the timing of the satellite data acquisition.

When the rising edge of the Satsync signal is detected, the master interface outputs four Sync pulses, one for each channel, on channels PSI5_1 through PSI5_4, in sequence. A 4.0 µs stagger time is inserted from channel to channel, to avoid high peak current. [Figure 41](#page-48-0) illustrates the sync signals' voltage and timing relations.

Figure 41. Satellite Synchronization Pulses

The sync pulse driver can either source or sink bus current. It outputs higher charge current to increase the bus voltage V_{PS15} x from V_{SAT} out to V_{SAT} sync, at the beginning of Sync pulse, and discharges the bus capacitance at the end of sync pulse, to return the bus voltage back to V_{SAT} $_{\text{OUT}}$.

The pull-down device to sink the bus current is current limited. The sync pulse output from the interface is wave-shaped to limit the slew rate for EMC improvement. In the synchronous mode operation, satellite sensors transmit data in response to Sync pulse. Each satellite has its own assigned time slot for sending data. All of the satellites need to be pre-programmed for timing order, to realize different communication start times.

The 33789 PSI5 interface supports two types of synchronous operation modes for scheduling satellite data transfer. The operation mode can be selected channel-by-channel per MCU SPI commands.

1. Synchronous Time-division Multiplexed (TDM) Mode

The PSI5-P 10P -500/3L mode is a synchronous TDM mode of the PSI5 protocol, which supports one to three satellites per channel.

 Figure 42. Synchronous TDM Mode

The rising edge of the Satsync signal triggers the generation of the sync pulse, the falling edge of Satsync is ignored.

The time window between two Sync pulses is divided into three time slots, each slot for one of the three satellite sensor's data. Once the three Manchester data are received and decoded in sequence at the 33789, they are stored in order into three internal registers A, B, and C.

All bits of these registers are simultaneously updated upon reception of the satellite message to prevent partial frame data from being checked out via the SPI interface. A fixed blanking interval, which is triggered by the rising edge of the Satsync signal, is inserted at the receiver to avoid false triggering of the Manchester decoder.

The PSI5 Sync pulse can also be used for bidirectional communication. This feature allows the 33789 to send commands to satellites, which is useful to pre-program or re-program the satellite sensors in the system. Once the PSI5 bus is set to bidirectional communication mode by the MCU via the SPI, in every fixed Satsync period, the appearance of the sync pulse represents a logic "1", and the missing pulse represents a logic "0".

The communications between an airbag ECU (master terminal) and the PSI5 satellite sensors (slave terminals), use two different modulations:

Sensors \rightarrow ECU: current modulation

 $ECU \rightarrow$ Sensors: voltage modulation

33789

2. Satsync-steered Mode

The Satsync-steered mode is another type of TDM operation. It supports up to two satellites per channel.

Figure 43. Satsync-steered Mode

The data from two parallel connected satellite sensors are transferred in serial, and they are time-divided with alignment to the Satsync edges.

At the 33789, the logic level of the Satsync signal steers the incoming sensor data into two input data registers:

- When the Satsync input is high, the received data is stored in register A
- When the Satsync input is low, the received data is stored in register B.

Quiescent Current Monitoring

The quiescent current on the PSI5 bus has a wide tolerance range. It varies from sensor to sensor, and depends on the number of the sensors on the bus. Supply voltage and ambient temperature also have an influence on the satellite sensor quiescent current. The 33789 automatically calibrates the interface quiescent current, and resets the adaptive current detection threshold, to achieve the demodulation accuracy.

The 33789 uses three different timing strategies to monitor quiescent current in different communication states:

1) During Startup

The PSI5 standard V1.3 allows the sensor quiescent current settling time t_{SET} , up to 10 ms.

Figure 44. Sensor Current Consumption During Startup

To ensure a proper measurement, the 33789 starts to measure the bus quiescent current 10 ms after a channel is activated, and inhibits the Sync pulse generation until the first measurement is completed. The first measurement takes 35 ms.

 Figure 45. Quiescent Current Measurement Timing

2) During Run-time with First Data Frame

In every Sync cycle, if there is a data transfer activity during the first time slot, and the parity bit of the first data frame is checked as correct, the receiver updates the quiescent current 2.0 µs after the end of the parity bit.

3) During Run-time without First Data Frame

If there is no data transfer activity detected in the first time slot, the receiver updates quiescent current 120 µs after the rising edge of the Satsync signal. The receiver would stop the updating if there is any data bit detected during the update process.

ANALOG / DIGITAL CONVERTER

The 33789 uses a single analog to digital converter, ADC, to measure the two analog input signals:

- A SENSOR: On-board analog safing sensor input
- VERDIAG: The voltage change across the energy reserve capacitor C_{ER} for diagnosis

When the 33789 receives the falling edge of Satsync signal, the ADC Control Logic asserts Start Of Conversion (SOC) signal, which is synchronized with the analog multiplexer (MUX) input select timing, to trigger the 10-bit A/D conversions for the two input signals in sequence. When each of conversions is completed, the ADC sends an End Of Conversion (EOC) signal back to the Control Logic, to set Sensor_val or ER_Val, depending on which input is processed.

Analog Sensor Data

After the A_SENSOR signal conversion, the Control Logic sets Sensor_val to load the data from the ADC into a high-pass digital filter, HPF, to reduce slow offset drifts caused by aging and environment. This offset remove process is also called Zero Adjust. The output of HPF is then latched into a 10-bit holding register, ASENSOR_RG.

The MCU can use Sensor Request SPI command to access the 10-bit data from ASENSOR_RG. This allows the SPI Monitor in the 33789 safing block to treat A_SENSOR data exactly same as satellite sensor data. Similar to the satellite sensor data, subsequent SPI requests of A_SENSOR data before the next Satsync falling edge will result in an error response, with the ND (No Data) bit set for Exception status.

 Figure 46. The 33789 ADC Process Diagram

VERDIAG Signal Conversion

To convert the VERDIAG signal, VERDIAG _EN shall be active in advance. At the next Satsync falling edge, the ADC Control Logic asserts the ER Discharge signal to turn the ER charge switch (the high-side driver) off and the ER discharge switch (the low-side driver) on, discharging the energy reserve capacitor (see [Figure 15, Energy Reserve Control Block Diagram](#page-30-0)). A sampling and holding circuit catches the initial VERDIAG voltage drop to have the ER diagnostic signal ready.

When the MUX Select is switched from "0" to "1" (after the A_SENSOR signal conversion), the acquired initial VERDIAG voltage drop value is passed through and loaded into the ADC. Then the Control Logic set SOC to trigger the conversion.

At the end of conversion, if the VERDIAG EN signal is still active, following EOC, the ER Discharge signal will be de-asserted to turn off the ER discharge switch and turn the ER charge switch back on. At the same time, upon receiving EOC, the Control Logic sets ER_Val to latch the 8 most significant bits (MSB) of the 10-bit ADC output into a holding register VERDIAG_RG. This register will be cleared after a SPI read.

The internal VERDAIG_EN signal is activated by ESR_DIAG SPI command from the MCU with the EN bit set (EN = '1'), and it remains set until a subsequent ESR_DIAG SPI command with EN = '0'. With this design, the 33789 can automatically repeat the ESR test on the ER capacitor in every Satsync cycle, using only one SPI command.

Analog Sensor Self Test

On-board analog sensor self-test is often used to verify the functionalities and the connection between the sensor and the MCU. To facilitate the test without activation of the Arming outputs due to a fault possibility, the 33789 monitors the Analog Sensor Self Test control signal ASST from the MCU. An internal Analog Sensor Self Test Disable signal ASST_DIS is generated when the ASST pin is read logic high. The ASST_DIS signal is used to block the setting of Sensor_Val, thus inhibit triggering of the HPF and updating of the ASENSOR RG, as the result, it suspends safing. The ASST input is filtered to prevent either inadvertent disabling of the safing during periodic self-test, or inadvertent arming, due to the slow response of the sensor output after the self-test signal deasserted. The filter is implemented with the following features:

• ASST DIS is cleared upon an internal reset.

• ASST_DIS is set only after the ASST input is set for 3 consecutive Satsync falling edges.

ïOnce set, ASST_DIS will be cleared only after the ASST input is cleared for 6 consecutive Satsync falling edges.

SENSOR MESSAGE, OPERATION COMMAND AND SPI

The 33789 communicates with the MCU via the SPI bus.

SI and SO are in parallel, to transmit serial data as a bidirectional communication interface when the chip select CS is active (pulled low), and each bit of both signals is synchronized by the SPI clock SCK. SI data is clocked into the 33789 at the rising edge of SCK, and SO data is clocked out at the falling edge of SCK.

Following a SI data request from the MCU, the 33789 transmits a SO response in single stage pipeline fashion. The request/response pattern can be seen in [Figure 48.](#page-53-0)

 Figure 48. SPI Data Frame Latency

MESSAGE FORMATS OF SPI DATA

There are two types of messages communicated on the 33789 SPI bus: a sensor request/response message and a non-sensor request/ response message. After an internal reset, the response on SO to the first SPI command is a non-sensor data error response (with RE=1, see [Table 9](#page-53-1)). There is a single bit (SEN, bit 13) in the request frame which defines the message type.

Sensor Message Format

The MCU uses the sensor request/response to retrieve sensor data from:

•The 33789 satellite interface block

ïOn-board digital sensors with SPI interface

These types of messages, as well as the analog sensor data, are also monitored by the Safing Logic block of the 33789.

Table 9. SPI Sensor Data, - Message Format

Table 9. SPI Sensor Data, - Message Format (continued)

Table 10. SPI Sensor Data, - Message Bit Definition

SENSOR DATA REQUEST SI BIT DEFINITION

SENSOR DATA RESPONSE SO BIT DEFINITION

The Logic Channel Field (LC3:LC0) is used for the address of each of all 12 possible satellite sensors and one analog sensor. Each sensor address along with its channel and time slot on the bus, is assigned in [Table 11.](#page-54-0)

Table 11. Logic Channel Assignment

After the data from a given logic channel is read via the SPI interface, subsequent requests for the data from the same logic channel will result in an ERROR response with the No Data bit set (ND = 11).

The conditions for setting and clearing of status bits in the Sensor Data Request messages are defined in [Table 12.](#page-55-0)

Bit	Description	Setting Condition	Clearing Condition	Channel Behavior
OE	Overcurrent Error	Satellite channel low-side overcurrent (short to V+ condition) and no hardware error (HE) detected	Internal reset or LINE ENABLED command with $xLE = 0$ (OFF) for the affected channel	Channel is deactivated
ND	No Data	Channel is ON, no Manchester error, data error or overcurrent error is detected and a valid satellite frame has not been received	Cleared after a valid satellite data frame is received	None
CNC	Conditions Not Correct	Request for undefined channel or request for a channel not turned ON	Internal reset, or upon requesting a valid channel after it has been turned ON	None
HE	Hardware Error	Any of the following: 1. Satellite channel high-side overcurrent (short to GND condition) 2. Satellite average I_{Ω} is out of range 3. Channel overtemperature conditions	Internal reset, or LINE ENABLE command with $xLE = 0$ (OFF) for the affected channel	Channel is deactivated
ME	Manchester Error	Improper Manchester data - incorrect number of data bits, incorrect data edge timing, with no overcurrent or hardware errors detected	Internal reset, or cleared when read	None
DE	Data Error	Satellite data parity error, with no overcurrent error or hardware error detected	Internal reset, or cleared when read	None

Table 12. SPI Sensor Data Request, - Error and Status Bit Setting

Non-sensor Message Format

Non-sensor messages are used for all of configurations, diagnostics, controls, etc. data traffic. Their message formats and bit definitions are listed in [Table 13](#page-56-0) and [Table 14.](#page-56-1)

MSB LSB 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **SI** $OP1$ OP0 SEN A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 Slave Data Request **Operand Decode:** 0 0 0 x x x x x x x x x x x x x Reserved 0 | 1 | 0 | Write Address | Write Data | 1 | 0 | 0 | Read Address | x | x | x | x | x | x | x | x | Read 1 1 0 x x x x x x x x x x x x x Test **MSB LSB** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **SO** 0 OP1 OP0 P ST1 ST0 ES1 ES0 D7 D6 D5 D4 D3 D2 D1 D0 Slave Data Response II II 0 0 P 1 1 1 0 0 0 0 0 0 0 SE RE 0 Error Response 0 | 1 | P | 1 | 1 | 1 | 0 | Slave Status | Write Response 1 0 P 1 1 1 0 Read Data Read Read Read Read Response 1 1 P 1 1 1 0 x x x x x x x x Test Response

Table 13. SPI Non-sensor Data, - Message Format

Table 14. SPI Non-sensor Data, Message Bit Definition

SLAVE COMMAND SI BIT DEFINITION

SLAVE RESPONSE SO BIT DEFINITION

OPERATIONAL-MODE SPI COMMANDS

PSI5 Interface SPI commands

SENSOR_DATA

The SENSOR_DATA command is used to sample sensor data from the PSI5 interface and the analog sensor input. This is the only command that uses the sensor data request/response format. The details of this command are defined in **Table 9, [Table 10,](#page-54-1) [Table 11](#page-54-0)** and [Table 12.](#page-55-0)

LINE_MODE (0x4F, 0x8F)

The LINE MODE command is used to configure the PSI5 receiver channels individually, for either Synchronous TDM Mode or Satsync-Steered. The command is latched until a subsequent SPI update or internal reset. The response indicates the current state of the line mode for each channel.

Table 15. SPI Command, - LINE_MODE

LINE_MODE (0x4F, 0x8F)

LINE_ENABLE (0x43, 0x83)

The LINE_ENABLE command is used to activate or deactivate the PSI5 channels individually. The command is latched until a subsequent SPI update or internal reset. Some incident conditions, such as a thermal or overcurrent shutdown could deactivate the channel as well. The response indicates the current state of the line activation and the overtemperature status for each channel.

LINE_ENABLE (0x43, 0x83)

Table 16. SPI Command, - LINE_ENABLE

SYNC_ENABLE (0x44, 0x84)

The SYNC_ENABLE command is used to individually enable or disable the Sync pulse generation for the PSI5 channels while in Synchronous TDM Mode. It can be used to support bidirectional communication between the 33789 and the satellites. The state of the xSE bits is checked at the rising edge of the Satsync signal for each Satsync period.

In Satsync-steered mode, the SYNC_ENABLE command is latched until subsequent SPI update or reset, but it has no effect on the Sync pulse output, because the communication back to the satellite via the Sync pulse modulation is disabled.

The internal reset sets xSE = 1 for default.

The response indicates the current state of the Sync pulse enable register for each channel.

Table 17. SPI Command, - SYNC_ENABLE

SYNC_ENABLE (0x44, 0x84)

Default \rightarrow 1 Channel PSI5_x sync pulse enabled

LIN Interface Control SPI Commands

LIN_CONFIG (0x50, 0x90)

The LIN_CONFIG command is used to control the LIN physical interface configuration. It supports two functions:

1) LIN signal wave-shaping:

There are three different slew rates that can be selected along with the LIN speed selection for the best EMC performance.

ï>20 kBaud: Wave-shaping disabled. For test and production configuration use only

ï20 kBaud: For LIN compliant 20 kBaud communications

ï10.4 kBaud: For 10.4 kBaud LIN communications. It also can be used for ISO-9141communication.

2) Output Manchester Code at the RXD Pin:

This Manchester code output feature allows one of four PSI5 current/voltage converters to output the voltage modulated Manchester signal through the RXD pin. The logic level changes of the output voltage represent the detection threshold triggering status of the selected PSI5_x channel current drawn. This feature provides a convenient access for using test and development tools to acquire satellite sensor data.

The LIN_CONFIG command is latched until a subsequent SPI update or internal reset. The response indicates the current state of the LIN_CONFIG bits.

LIN_CONFIG (0x50, 0x90)

Table 18. SPI Command, - LIN_CONFIG

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **Write SI** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | x | x | REN |RXO1 |RXO0 |FSEL |LSR1 |LSR0 **SO** \mid x \mid 0 \mid 1 \mid P \mid 1 \mid 1 \mid 1 \mid 0 \mid x \mid x \mid REN \mid RXO1 \mid RXO0 \mid 0 \mid LSR1 \mid LSR0 **Read SI** 1 0 0 1 0 0 0 0 x x x x x x x x

SO \mid x \mid 1 \mid 0 \mid P \mid 1 \mid 1 \mid 1 \mid 0 \mid x \mid x \mid REN \mid RXO1 \mid RXO0 \mid 0 \mid LSR1 \mid LSR0

33789

Table 18. SPI Command, - LIN_CONFIG (continued)

Power Supply Control SPI Commands

PS_CONTROL (0x51, 0x91)

The PS_CONTROL command is used for the system power management, including controls of boost supply, buck supply, sync supply, energy reserve, and V_{CC} , as shown in [Table 19](#page-60-0).

The command is latched until a subsequent SPI update or internal reset occurs. Some incident conditions, such as a thermal or overcurrent shutdown, could also deactivate the function. The response indicates the current state of system power management.

The charge / discharge fault (CDF) bit is cleared by an internal reset, or by a SPI command attempting to deactivate both switches, by setting ERC[1:0] to '00'. Unlike other registers that are only set to their default state by an internal reset, the ERC bits are set to their default state by a Sleep Reset.

 Figure 50. Energy Reserve Charge and Discharge Logic

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **Write SI** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | x | x | SC | BOE | x | BUE | ERC1 | ERC0 **SO** | 0 | 0 | 1 | P | 1 | 1 | 1 | 0 | BST | CDF | SC | BOE | 0 | BUE | ERC1 | ERC0 **Read SI** 1 0 0 1 0 0 0 0 x x x x x x x x **SO** \vert x \vert 1 \vert 0 \vert P \vert 1 \vert 1 \vert 1 \vert 0 \vert x \vert x \vert REN \vert RXO1 \vert RXO0 \vert x \vert LSR1 \vert LSR0 **Boost Status BST** Function Default \rightarrow 0 Boost voltage is less than threshold (~80% of target) 1 Boost voltage is greater than threshold (~80% of target) **CER Charge/Discharge Switch Failure Status CDF** Function Default \rightarrow 0 No overcurrent/temp fault on charge or discharge switches 1 Overcurrent/temp fault on charge or discharge switches **Sync Supply Control SC Function** Default \rightarrow 0 Deactivate sync supply 1 Activate sync supply **Boost Enable BOE** Function 0 Deactivate boost Default \rightarrow 1 Activate boost **Buck Enable BUE** Function

PS_CONTROL (0x51, 0x91)

Table 19. SPI Command, - PS_CONTROL

0 Deactivate buck request Default \rightarrow 1 Activate buck

ESR_DIAG (0x42, 0x82)

The ESR_DIAG command is used to initiate the energy reserve capacitor ESR test and read the VERDIAG voltage for the test.

Writing the enable bit (EN = '1') in the command will open the charge switch and close the discharge switch at the next Satsync falling edge, to allow the measurement of the ESR voltage. The enable state will remain set for repeating ESR test until a subsequent SPI ESR_DIAG command with EN = '0'. The ESR_DIAG command will respond to a read request with the most recent VERDIAG voltage from the A/D converter.

Table 20. SPI Command, - ESR_DIAG

ESR_DIAG (0x42, 0x82)

Analog Interface SPI Commands

AI_CONTROL (0x52, 0x92)

The AI_CONTROL command selects an analog voltage source to be routed to the analog diagnostics output AOUT pin. The lower 5 bits of the command are used for the selection to form the multiplexed analog measurement.

The AI_CONTROL command is latched until a subsequent SPI update, or a DIAG_CLR SPI command, or an internal reset occurs. The response indicates the current state of the analog interface control.

Table 21. SPI Command - AI_CONTROL

AI_CONTROL (0X52, 0X92) 15 14 13 12 11 10 9 8 **Write SI** 0 1 0 1 0 0 1 0 X X X AIC4 AIC3 AIC2 AIC1 AIC0 **SO** 0 0 1 P 1 1 1 0 0 0 0 AIC4 AIC3 AIC2 AIC1 AIC0 **Read SI** 1 0 0 1 0 0 1 0 X X X X X X X X **SO** 0 1 0 P 1 1 1 0 0 0 0 AIC4 AIC3 AIC2 AIC1 AIC0

33789

DC Sensor Interface SPI Commands

DCS_CONTROL (0x53, 0x93)

The DCS_CONTROL command is used to control two internal analog multiplexers for the DC sensor input interface activation, which include:

ïSensor Channel Selection (SS): Determines which DC sensor input shall be connected to the internal regulated bias voltage supply for the analog diagnostic output AOUT.

ïBias Voltage Selection (VS): Determines which one of four predefined voltages shall be used for the bias supply applied on the selected DC sensor output stage.

The DCS_CONTROL command is latched until a subsequent SPI update, or a DIAG_CLR SPI command, or an internal reset occurs. Some incident conditions, such as thermal or overcurrent shutdown could deactivate the selections. The response of the command indicates the current state of the DC sensor interface control.

Table 22. SPI Command - DCS_CONTROL

33789

Default \rightarrow

Safing Logic SPI Commands

SAFE_CONTROL (0x58, 0x98)

The SAFE_CONTROL command is used for the following safing logic features:

• Safing State Machine (SSM) operation mode control

•Arming output test mode control, - the Arming outputs (via ARM and DISARM pins) can only be tested while SSM is in Diag mode

•Request of the number of valid data messages received from sensors

• Error status of the safing logic

The Sequence Error (SE) bit is cleared upon the Satsync rising edge.

Once an offset of the digital A_SENSOR data is detected at the HPF, which corresponds to an offset falls outside of $\pm 25\%$ of the expected output, an internal offset error signal will be created and the Offset Error (OE) bit will be set. The HPF will continue process the A_SENSOR data received from the ACD, but ASENSOR_RG will not be updated with the OE bit set. The OE bit is cleared upon the SPI read only if the offset error condition is no longer present, which means the A_SENSOR input has returned to the valid range.

Table 23. SPI Command - SAFE_CONTROL

SAFE_CONTROL (0X58, 0X98)

SCRAP_SEED (0x59, 0x99)

The SCRAP_SEED command is a read-only command used to request an 8-bit seed value for the safing state machine to enter into Arming mode. Upon reception of this command, the 33789 freezes the free-running seed counter, calculates a key value, and populates the frozen value as the response.

A subsequent command that submits the key value (SCRAP_KEY) will allow the entry into Arming mode.

Table 24. SPI Command, - SCRAP_SEED

SCRAP_SEED (0x59, 0x99)

* The Write response will always be ERROR with the RE bit set to '1'

SCRAP_KEY (0x5A, 0x9A)

The SCRAP_KEY command is a write-only command used to request an 8-bit key value for the Safing state machine to enter into Scrap mode. Upon reception of this command, the 33789 checks the submitted key value against the internally calculated key value, if they are equal, enters Arming mode.

Periodic SCRAP_KEY commands are required for the Safing state machine to remain in Arming mode.

Table 25. SPI Command, - SCRAP_KEY

SCRAP_KEY (0x5A, 0x9A)

The READ response will always be ERROR with the RE bit set to '1'

K7:K0 Function KEY 8-bit key value for Scrap Mode entry

T_UNLOCK (0x4D, 0x8D)

The T_UNLOCK command is a write-only command used to submit an unlock code to the Safing state machine to enable updating of the safing thresholds. The response from the 33789 is a fixed write response with all of data bits set to '0'.

This command is only valid while the Safing state machine is in Start-up mode, and attempting T_UNLOCK commands while in other modes will result in an ERROR response with the RE bit set.

Table 26. SPI Command, - T_UNLOCK

T_UNLOCK (0x4D, 0x8D)

* The Read response will always be ERROR with the RE bit set to '1'

** The response to a Write while not in Start-up Mode results in ERROR with RE = 1

SAFE_THx (0x45 ~ 0x4C, 0x85 ~ 0x8C)

The SAFE_THx command is a read/write command used for reading and writing the 8 safing threshold values.

Writing of the safing thresholds can be enabled only if the following conditions are all met:

•The previously received message was a T_UNLOCK command

•The Unlock code in the T_UNLOCK command is correct per definition

•The Safing state machine is in Start-up mode

Reading of the safing thresholds is enabled in any state, and requires no prior unlock message.

A total of eight safing thresholds can be read or written using the eight commands as shown in [Table 27](#page-65-0).

Table 27. SPI Command, - SAFE_THx

SAFE_THx (0x45~0x4C, 0x85~0x8C)

Table 27. SPI Command, - SAFE_THx

* Response when [T_UNLOCK register value] = [DE, T6:T0]^0xAD

** Response when any of the following conditions exist (ERROR with $RE = 1$)

1 Previous SPI command was not T_UNLOCK write

2 [T_UNLOCK register value] <> [DE, T6:T0]^0xAD

3 Not in Start-up Mode

Watchdog Control SPI Commands

WDOG_FEED (0x4E, 0x8E)

The WDOG_FEED command is a write-only command used to service the watchdog.

Only watchdog 'high' or watchdog 'low' is accepted, any other values are ignored by the logic.

The 33789 responds to the command is a fixed write response with all data bits set to '0'.

Any attempted read access to WDOG_FEED will result in an ERROR response with the RE bit set to '1'.

Table 28. SPI Command, - WDOG_FEED

WDOG_FEED (0x4E, 0x8E)

The READ response will always be ERROR with the RE bit set to '1

WDOG_TEST (0x55, 0x95)

The WDOG TEST command is a write-only command used to put the watchdog state machine into the "wait for refresh failure" state. This can be used to test the watchdog error.

The 33789 responds to the command is a fixed write response with all data bits set to '0'.

Any attempted read access to WDOG_TEST will result in an ERROR response with the RE bit set to '1'.

Table 29. SPI Command, - WDOG_TEST

WDOG_TEST (0x55, 0x95)

The READ response will always be ERROR with the RE bit set to '1

Other SPI Commands

DIAG_CLR (0x54, 0x94)

The DIAG_CLR command is a write-only command used to force all diagnostic controls to their default state. It affects two latched commands: AI_CONTROL and DCS_CONTROL. The response to the command is a fixed write response with all data bits set to '0'. Any attempted read access to DIAG CLR will result in an ERROR response with the RE bit set to '1'.

Table 30. SPI Command, - DIAG_CLR

DIAG_CLR (0x54, 0x94)

* The READ response will always be ERROR with the RE bit set to '1'

STATUS (0x56, 0x96)

The STATUS command is a read-only command used to retrieve the C33789 status for diagnostic purposes. The response to the command is a read response containing the current 33789 status.

Attempted write access to STATUS will result in an ERROR response with the RE bit set to '1'.

There are two status bits latched in the 33789 after they are set to their 'active' states. Once the bits are read via a STATUS command, they are set to their 'inactive' states. Only an internal reset and the STATUS read command can set these bits to their 'inactive' states, and immediately after either of them occur, the states are updated to reflect their true status. This is designed to ensure intermittent error conditions can be detected by the system.

The following table defines these bits and their 'active' and 'inactive' states:

The WDR bit is set whenever the 33789 detects an incorrect watchdog refresh, and can be cleared by a WSM Reset or by a correct watchdog feed.

Table 32. SPI Command - STATUS

OUT1_CTL (0x5B, 0x9B) and OUT2_CTL (0x5C, 0x9C)

The OUTx_CTL commands are used to activate/deactivate the general purpose drivers. OUT1_CTL is for driver1 (OUT1_D, OUT1_S), and OUT2_CTL is for driver 2 (OUT2_D, OUT2_S).

They are also used to configure the PWM duty cycle. Setting the duty cycle to 111111b will turn the driver ON without PWM, i.e. 100% duty cycle. Setting the duty cycle to 000000b will deactivate the driver, i.e. 0% duty cycle, thus it is considered as an "OFF" command.

The OUTx_CTL commands also configure the drivers as a Highside Driver or Low-side Driver.

The response from the command indicates the echo of the driver designation, comparator diagnostics information, and shows if a thermal shutdown occurred.

Table 33. SPI Command, - OUT1_CTL

OUT1_CTL (0x5B, 0x9B)

* Status is cleared after OFF command is sent

Table 34. SPI Command, - OUT2_CTL

OUT2_CTL (0x5C, 0x9C)

* Status is cleared after OFF command is sent

NOP (0x57, 0x97)

The NOP command is used to retrieve the response from a previous command without altering anything within the 33789. The response for the command is a fixed write response with all data bits set to '0'. Any attempted read access to NOP will result in an ERROR response with the RE bit set to '1'.

Table 35. SPI Command, - NOP

* The READ response will always be ERROR with the RE bit set to '1'

Operational Mode SPI Command Table

All of the 33789 operational mode SPI commands are summarized in [Table 36.](#page-71-0)

Table 36. Operational Mode SPI Command Table

TEST-MODE SPI COMMANDS

The 33789 enters Test mode when the PPT pin is driven high, i.e. 5.0 V, and the test-mode entry command is received.

Table 37. SPI Command, - Test Mode Entry

TESTMODE (ADDR=0xD5, DATA=0x52)

FAILURE MODE REQUIREMENTS

SPI Error

SPI Error is defined as a condition where the SPI frame format is incorrect.

When a SPI error is detected, the 33789 will respond with an error response message on SO with the 'SPI Error' (SE) bit set. When a SPI error is detected, the 33789 will immediately set SO to a high-impedance state.

SPI errors could be caused by:

• An incorrect number of SPI SCK cycles (>16, or <16 but >0), while $\overline{\text{CS}}$ is active

•Too short of an inter-frame time

SPI Request Error

A SPI Request Error is defined as a condition, where the content of a SPI request message is incorrect.

When a SPI Request Error is detected, the 33789 will respond with an error response message on SO with the 'Request Error' (RE) bit set.

SPI request errors could be caused by:

• An undefined command (e.g. incorrect address in bits [12:8])

•An illegal operation for a defined command (e.g. attempting to write when receiving a read-only command)

•An attempted command request while in the incorrect state for the command (e.g. T_UNLOCK command while not in Start-up mode)

SAFING

SAFING CONCEPT

The safing concept involves the utilization of logic independence of the MCU to monitor both on-board and remote satellite sensors, to determine if a sufficient inertial activity is present to warrant deployment Arming of the system.

While in the Safing state, on the rising edge of the SATSYNC input, the MCU will request samples from all digital sensing sources, in a predetermined sequence with SPI commands. If sensor data in response is valid, the safing logic will compare it to the appropriate safing threshold. The threshold was arranged based on the expected sequence of sampling. The safing thresholds of the 33789 have been assigned to pairs of sequence numbers as shown in [Table 38](#page-72-0).

Sequence Identifier	Safing Threshold
0000	Threshold 0
0001	
0010	Threshold 1
0011	
0100	Threshold 2
0101	
0110	Threshold 3
0111	
1000	Threshold 4
1001	
1010	Threshold 5
1011	
1100	Threshold 6
1101	
1110	Threshold 7

Table 38. Sequence to Safing Threshold Mapping

If three consecutive samples from the same sensor exceed the threshold, an internal safing signal is set. This safing signal activation will assert the Arming outputs (ARM and DISARM) for the duration of the signal, plus a Dwell Extension period after it is cleared. The Dwell Extension period is defined either 255 ms or 2.0 seconds depending on the safing condition.

To prevent a loss of synchronization between the sampling order and the desired threshold (e.g. a sensor fails to respond), an internal Sequence Counter is designated to maintain the increments each time a sensor's data response is received, whether it includes valid data or not. This Sequence Counter is reset at each rising edge of Satsync to re-synchronize with the next sampling period. If a sequence ID in the SPI request/response (SQ2:SQ0) does not match the corresponding value in the Sequence Counter, the 33789 will immediately set a Sequence Error bit and disable safing on digital sensors for the rest of the sample period, until the next Satsync rising edge.

Another counter, Valid Data Counter, which is also reset at each rising edge of Satsync, is used to determine how many SPI data frames containing valid sensor data have been received in each sampling period. The Valid Data Counter is readable via the SPI for the MCU.

SAFING STATE MACHINE

The Safing State Machine (SSM) is used to control the safing function and provide diagnostics. The control logic of the 33789 Safing State Machine can be described in [Figure 51.](#page-74-0) This logic provides a high level of robustness to the system architecture by restricting the primary safing function while diagnostics are performed. It facilitates key-on and run-time diagnostic tests. It also provides a means of activating safing for the scrap function, which would be useful to safely activate the Arming outputs for disposal of pyrotechnic devices at the end of vehicle life.

The 33789 Safing State Machine supports five mutually exclusive modes of operation:

Start-up Mode

The Start-up mode is entered upon the release of SSM Reset.

While in Start-up mode, sampling sensor data and activating the ARM/DISARM outputs are inhibited.

Updating the safing thresholds is permitted only while in Start-up mode.

When the watchdog service begins (upon the first successful watchdog feed), the SSM enters the Diagnostic mode.

Diagnostic Mode

When the Diagnostic mode is entered, testing of the ARM and DISARM outputs are enabled, which allows the MCU to activate the signals both high or both low for testing the interface. It is not possible to set both of the outputs in their active states (ARM=1 and DISARM=0) in this mode.

The SSM remains in this mode until a SAFE_CTL SPI command is received for either a Safing mode transition or a Scrap mode transition.

Safing Mode

Upon reception of the SAFE_CTL command with the CTL field set to 'Safing' while in Diagnostic mode, the SSM enters Safing mode. Safing mode is the primary run-time mode for normal operation. The safing logic can perform all of the safing functions, including monitoring sensor data and setting the ARM/DISARM signals for Arming output while in this state.

The only means of exiting Safing mode is the assertion of the SSM Reset signal.

Scrap Mode

If the MCU sends the 33789 a SAFE CTL command with the CTL field set to 'Scrap', while the SSM is in Diagnostic mode, it will force the SSM enter into Scrap mode.

Once entered into Scrap mode, the SSM stops monitoring the sensor interface, and the safing compare logic is disabled.

From Scrap mode, the SSM can be moved into Arming mode only if the MCU initiates the transition. The only way to move it back from Scrap mode to Start-up mode is through an SSM Reset.

Arming Mode

While in Arming Mode, the safing outputs are asserted (ARM = 1 and DISARM = 0) to enable firing of squibs.

In order to protect from an inadvertent enter into Arming mode, and to prevent undesired activation of the safing signal, a handshake is used to control entering into and exiting out of Arming mode.

Figure 51. Safing State Diagram

The handshake sequence for activating the Arming outputs is illustrated in [Figures 52.](#page-75-0) The strategy is:

The 33789 uses a free-running 8-bit counter to generate a seed value;

- $\%$ The MCU read the seed value with the SCRAP_SEED command;
	- $\%$ The MCU uses the seed value to generate an 8-bit key;
		- $\%$ The MCU submits the key value with the SCRAP_KEY command;
- $\%$ The 33789 freezes the seed value read by the MCU and computes its own key;
	- $\%$ Compares two key values at the 33789;
	- $\%$ The 33789 receives the ACL signal at the SCRAP pin from the MCU;
		- $\%$ If two key values match each other,

AND

the ACL signal is valid,

Transition into Arming mode

To remain in Arming mode, the MCU must periodically refresh the 33789 with SCRAP_KEY command containing correct key value, and the 33789 must continuously receive a valid ACL signal at the SCRAP pin from either the MCU or another external device, depending on the application. This must occur before the scrap timeout timer expires (in about 600 µs).

If the periodic scrap key is incorrect, or not been received before timeout, or there is no valid ACL signal at the SCRAP pin, the SSM reverts back to the Scrap mode, and the Arming outputs are deactivated.

The scrap key is derived from the seed value using a simple logic inversion on the even-numbered bit (0, 2, 4, 6), - equivalent to a bitwise XOR of the seed value with 0x55, logically.

 Figure 52. Arming Mode Handshake

SPI MONITOR AND DECODER

The SPI Monitor block extracts valid sensor data from the SPI sensor data messages read by the MCU to be able to determine the safing status. All of the safing related sensor data received by the safing block, including the satellite sensor data from the PSI5 interface, analog sensor data from A_SENSOR input, and other digital sensor data from local ECU sensors, are monitored for correctness of data and sequence by the SPI monitor decoder, and will be further used in the safing logic processing.

The SPI monitor is capable of receiving sensor data through the SPI interface from up to 4 sources with 4 specifically assigned chip select signals:

 $\overline{\text{CS}}$: Dedicated to the PSI5 satellite channels

- \overline{CS} A: Intended for an on-board high-g X, or X/Y accelerometer
- **·CS_B:** Intended for an on-board high-g Y, or expansion of satellite receiver
- $\overline{\text{CS C}}$: Intended for an expansion of satellite receiver

While the Safing State Machine is in Safing mode, the SPI Monitor listens to all of the SPI SO responses from satellite receivers and on-board sensors corresponding to sensor data request from the MCU, and uses predefined sensor message format and data validation criteria to check the messages. Functions of the SPI Monitor results in generation of three important internal signals within the safing block:

Sensor Message Detection: - generate SENS_MSG

When the SENS MSG signal is activated, it indicates a valid sensor message is received and the Sequence Counter is not frozen (when frozen, the counter value equal to '1110').

The SPI Monitor needs to qualify the SPI message frame first by "Frame Check":

- 1. SPI data is captured when the chip select is low;
- 2. The first 16 bits of SO data are captured regardless of the total number of SCK edges detected;
- 3. A valid frame is detected when the chip select goes high and at least 16 SCK edges have been detected;
- 4. Frames fewer than 16 SCK edges are ignored;

5. If more than one chip select is active at any time during an SPI frame, the SPI frame shall not be validated.

All of the necessary conditions to generate SENS_MSG can be found in **Figure 53**.

 Figure 53. SPI Decode Logic for SENS_MSG Signal

Sequence Error Detection: - Generate SEQ_ERROR

When a valid sensor message is detected (SENS_MSG = 1), the SPI Monitor compares the SQ2:SQ0 field (sequence number) of the SPI response message with the expected sequence number determined by the Sequence Counter. If there is a mismatch, the SEQ ERROR signal is asserted, as shown in [Figure 54](#page-76-1).

Activation of SEQ ERROR will set the Sequence Error bit of the SPI SAFE CTL command register (SE = 1), and disable the safing comparison for the affected sensor and all subsequent sensors for the rest of the current sampling period, until the next Satsync rising edge.

While in Safing mode, the MCU must ensure that the sampling sequence is maintained for every sampling period, regardless of the state of sensors, to prevent a sequence error from disabling safing on the remaining channels in the sequence. Therefore, if there is a sensor disabled, the MCU must continue requesting data from the sensor to maintain the sampling sequence. However, it may load a "dummy" request to fill the SQ2:SQ0 field of the response message.

 Figure 54. Sequence Error Detection Logic

Sensor Data Validation: - generate DAT_VALID

The DAT_VAL signal is activated whenever a SPI sensor data response message containing valid sensor data is received while in Safing mode.

All of following conditions must be met to validate the sensor data:

- 1. ST1:ST0 field of the SO response must be '01', to confirm this is a sensor data;
- 2. The SENS MSG signal must be active, to confirm it has a qualified message frame;

- 3. The data must be in the valid value range:
	- Data (D9:D0) within -480_{DEC} \sim +480_{DEC} inclusive if the sequence counter value >2
	- •Data (D9:D0) within -512 $_{DEC}$ ~ +511 $_{DEC}$ inclusive if the sequence counter value <3
- 4. The Sequence Error (SE) bit is clear.

The SPI decode logic to validate sensor data can be illustrated in [Figure 55](#page-77-0).

 Figure 55. SPI Decode Logic for DAT_VAL Signal

SAFING CONTROL COUNTERS

There are two 4-bit Safing control counters in the Safing logic block.

 Figure 56. Safing Control Counters

Sequence Counter

The Sequence Counter increments each time a valid sensor SPI message is received, regardless of whether it contains valid data, an error message, or self-test data. It is incrementally based on the SENS MSG signal from the SPI Monitor block, and it resets on each Satsync rising edge.

Due to the control of SENS MSG, the Sequence Counter will never advance beyond '1110'. In order to correlate correctly with the received SPI messages, the Sequence Counter is reset to a value of '1111', so the first sample received causes it to increment to '0000'.

This counter is not read nor write accessible via the SPI interface. The counter contents are used by the SPI Monitor logic to detect sequence errors, and by the Safing Compare Logic, to correlate sensor samples to the appropriate safing threshold for comparison.

Data Valid Counter

The Data Valid Counter increments each time a sensor SPI message is received that contains valid sensor data (ST1:ST0 = '01'). It is incrementally based on the DAT_VALID signal from the SPI Monitor block, and resets on each Satsync rising edge.

Due to the control of SENS MSG, the Data Valid Counter will freeze once the Sequence Counter reaches a value of '1110'. The Data Valid Counter is reset to a value of '0000' on each Satsync rising edge to accurately reflect the number of samples received.

The count value can be read by the MCU using the SPI SAFE_CTL command to determine whether all digital sensor samples have been received by safing logic.

SAFING THRESHOLD LOGIC

The Safing Threshold logic ensures the safing comparison threshold value can be reliably written and read by the MCU.

The 33789 is capable of storing eight 8-bit safing thresholds. The MSB of threshold data is used to indicate the Dwell Extension pulse width (either 255 ms or 2.0 s).

The thresholds are correlated to the sampling sequence number pair, as shown in [Figure 57](#page-78-0).

Figure 57. Safing Threshold Storage

Upon the Safing state machine reset, all of the threshold values are rest to default values. Applications may choose to use these default values or reprogram them.

The default safing thresholds are listed in [Table 39:](#page-78-1)

33789

SPI Read / Write Access to Safing Thresholds

The MCU has read and write access to the safing thresholds via the SPI interface, using eight SPI SAFE_THx commands.

The application specific safing thresholds are allowed to be written to the safing logic only when the 33789 in Start-up mode, to ensure the Arming outputs are disabled during the threshold updates and to prevent inadvertent modification of the thresholds during Safing or Scrap mode.

As additional protection against an undesired safing threshold update, writing an "unlock key" into the T_UNLOCK register prior to writing thresholds value through the SAFE_THx command is required. The T_UNLOCK command must immediately precede the SAFE_THx command to correctly update the threshold values.

The unlock key value is calculated by bit-wise XORing the threshold value with the value '0xAD'.

To successfully update the safing threshold registers, all of the following conditions must be met:

•The 33789 is in Start-up mode

•The previous SPI command must be a T_UNLOCK write command

•The SAFE_THx command data field must be equal to the unlock code from the T_UNLOCK command XORed with 0xAD:

 \cdot SAFE_THx(data) = [T_UNLOCK(data)] ^ 0xAD

 Figure 58. Safing Threshold Write Flowchart

Safing Threshold Encoding

Since the safing comparison involves the 8-bit threshold and a 9-bit magnitude, the desired threshold value must be divided by two (shift right by one bit) before being stored in the 33789. An additional MS '0 ' bit is then appended to the threshold value used for comparison.

33789

 Figure 59. Safing Threshold and Unlock Key Encoding

SAFING COMPARISON LOGIC

Safing Comparison Enable

- The sensor data comparison is conducted under conditions of:
- The SPI message frames are received
- The sensor data is valid
- There is no Sequence Error

 Figure 60. Safing Comparison Enable Logic

Safing Magnitude Comparison

All sensor data fed into the Safing Comparison logic is 9-bit, zero-adjusted, positive data, therefore the comparison involves a simple digital magnitude comparison between two 9-bit data.

The sensor data in the SPI response message frame uses a 10-bit sensor data format. It must be converted into 9-bit magnitude data for the comparison with the safing threshold.

Sample Counters

The sensor logic block consists of 16 2-bit Sample Counters to facilitate multi-sample evaluation of sensor data for safing.

Each counter corresponds to a specific Sequence ID in the 33789, and is incremented each time when the received sample exceeds its associated safing threshold. If there are three consecutive samples from a same sensor exceed the threshold (Sample Counter = '11íb), the Arming outputs are asserted $(ARM = 1, DISARM = 0)$.

Once the counters reach their maximum value, they are not incremented further. The sample counters are reset upon Safing State Machine Reset, or whenever the corresponding data falls bellow its threshold.

DWELL EXTENSION

While in Safing mode, whenever the Arming signals is activated, Dwell Extension is used to extend the assertion time.

The Dwell Extension is disabled while in Diagnostic mode, - the Arming outputs could be activated for test.

While in Safing mode, If any of the 16 Sample Counters reach to their maximum value('11'b), the Arming outputs are asserted. They will be continuously asserted as long as any of the Sample Counters contain '11'b. and additionally, plus the established Dwell Extension time, after all Sample Counters contain values less than '11'b.

The Dwell Extension time is determined by the MSB (bit 7) of the safing threshold in which safing was met (i.e. the data exceeded the threshold for three consecutive samples). The Dwell Extension time can be either 255 ms or 2.0 s, based on this bit assigned with the safing threshold setting.

If safing is met on more than one Sequence ID with threshold(s) containing both 255 ms and 2.0 s Dwell Extension time choices, the longer (2.0 s) Dwell Extension is used for the safing outputs, which means the longer Dwell Extension time will override the shorter one. An example of Sample Counter, Dwell Extension time and Arming output is shown in [Figure 62.](#page-81-0)

 Figure 62. Example of Safing Dwell Extension

PACKAGING

PACKAGE MECHANICAL DIMENSIONS

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.freescale.com and perform a keyword search for the drawing's document number.

Table 40. Packaging Information

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- $\sqrt{4}$ dimensions to be determined at seating plane c.
- $\begin{tabular}{ll} \bigcirc & DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE
THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.\\ \end{tabular}$
- \circ DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- $\sqrt{2}$ EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND
0.25 MM FROM THE LEAD TIP. <u>A\</u>
- $\sqrt{2}$ HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.
- 10. LEADFRAME PART NUMBER APPLIED IS 17ASS23232W610.

REVISION HISTORY

How to Reach Us:

Home Page: [freescale.com](http://www.freescale.com/)

Web Support: [freescale.com/support](http://www.freescale.com/support) Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customerís technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://www.freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and SafeAssure are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MC33789 Rev. 4.0 9/2014

