

iCE40™ LP/HX Family Data Sheet

DS1040 Version 3.4, October 2017

iCE40 LP/HX Family Data Sheet Introduction

Features

- **Flexible Logic Architecture**
	- Five devices with 384 to 7,680 LUT4s and 10 to 206 I/Os
- **Ultra Low Power Devices**
	- Advanced 40 nm low power process
	- As low as 21 µA standby power
	- Programmable low swing differential I/Os

Embedded and Distributed Memory

- Up to 128 kbits sysMEM™ Embedded Block RAM
- Pre-Engineered Source Synchronous I/O
- DDR registers in I/O cells
- **High Current LED Drivers**
	- Three High Current Drivers used for three different LEDs or one RGB LED
- **High Performance, Flexible I/O Buffer**
	- Programmable sysIO™ buffer supports wide range of interfaces:
		- LVCMOS 3.3/2.5/1.8
		- LVDS25E, subLVDS
- Schmitt trigger inputs, to 200 mV typical hysteresis
- Programmable pull-up mode
- **Flexible On-Chip Clocking**
	- Eight low-skew global clock resources
	- Up to two analog PLLs per device
- **Flexible Device Configuration**
	- SRAM is configured through:
		- Standard SPI Interface
		- Internal Nonvolatile Configuration Memory (NVCM)
	- **Broad Range of Package Options**
		- WLCSP, QFN, VQFP, TQFP, ucBGA, caBGA, and csBGA package options
		- Small footprint package options $-$ As small as 1.40 mm x 1.48 mm
		- Advanced halogen-free packaging

Table 1-1. iCE40 Family Selection Guide

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

March 2017 Data Sheet DS1040

1. No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.

2. Only one PLL available on the 81 ucBGA package.

3. High Current I/Os only available on the 16 WLCSP package.

Introduction

The iCE40 family of ultra-low power, non-volatile FPGAs has five devices with densities ranging from 384 to 7680 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices feature Embedded Block RAM (EBR), Non-volatile Configuration Memory (NVCM) and Phase Locked Loops (PLLs). These features allow the devices to be used in low-cost, high-volume consumer and system applications. Select packages offer High-Current drivers that are ideal to drive three white LEDs, or one RGB LED.

The iCE40 devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as programmable low-swing differential I/Os and the ability to turn off on-chip PLLs dynamically. These features help manage static and dynamic power consumption, resulting in low static power for all members of the family. The iCE40 devices are available in two versions – ultra low power (LP) and high performance (HX) devices.

The iCE40 FPGAs are available in a broad range of advanced halogen-free packages ranging from the space saving 1.40x1.48 mm WLCSP to the PCB-friendly 20x20 mm TQFP. [Table 1-1](#page-1-0) shows the LUT densities, package and I/O options, along with other key parameters.

The iCE40 devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 family of devices. Popular logic synthesis tools provide synthesis library support for iCE40. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 FPGA family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.

iCE40 LP/HX Family Data Sheet Architecture

March 2017 Data Sheet DS1040

Architecture Overview

The iCE40 family architecture contains an array of Programmable Logic Blocks (PLB), sysCLOCK™ PLLs, Nonvolatile Programmable Configuration Memory (NVCM) and blocks of sysMEM™ Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). [Figure 2-1](#page-3-0) shows the block diagram of the iCE40LP/HX1K device.

Figure 2-1. iCE40LP/HX1K Device, Top View

The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 family, there are up to four independent sysIO banks. Note on some packages V_{CCIO} banks are tied together. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO.

The iCE40 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a SPI port that supports programming and configuration of the device. The iCE40 includes on-chip, Nonvolatile Configuration Memory (NVCM).

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

PLB Blocks

The core of the iCE40 device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in [Figure 2-2](#page-4-0). Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram

Logic Cells

Each Logic Cell includes three primary logic elements shown in [Figure 2-2](#page-4-0).

- A four-input Look-Up Table (LUT4) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtractors, comparators, binary counters and some wide, cascaded logic functions.

Function	Type	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT4
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	$Set/Reset^1$	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	Ω	LUT4 or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

Table 2-1. Logic Cell Signal Descriptions

1. If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.

Routing

There are many resources provided in the iCE40 devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

Clock/Control Distribution Network

Each iCE40 device has eight global inputs, two pins on each side of the device. Note that not all GBINs are available in all packages.

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as GBIN[7:0] and the global buffers are identified as-GBUF[7:0]. These eight inputs may be used as general purpose I/O if they are not used to drive the clock nets. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct LVDS25 or subLVDS differential clock input.

[Table 2-2](#page-5-0) lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

Global Buffer	LUT Inputs	Clock	Reset	Clock Enable
GBUF0		Yes	Yes	
GBUF1		Yes		Yes
GBUF2		Yes	Yes	
GBUF3	Yes, any 4 of 8	Yes		Yes
GBUF4	GBUF Inputs	Yes	Yes	
GBUF5		Yes		Yes
GBUF6		Yes	Yes	
GBUF7		Yes		Yes

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

The maximum frequency for the global buffers are shown in the iCE40 External Switching Characteristics tables later in this document.

Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.

sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 devices have one or more sys-CLOCK PLLs. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 6. The PLLOUT outputs can all be used to drive the iCE40 global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in [Figure 2-3.](#page-6-0)

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the $t_{\rm lock}$ parameter has been satisfied.

For more details on the PLL, see TN1251, [iCE40 sysCLOCK PLL Design and Usage Guide.](www.latticesemi.com/dynamic/view_document.cfm?document_id=47778)

Figure 2-3. PLL Diagram

[Table 2-3](#page-7-0) provides signal descriptions of the PLL block.

Table 2-3. PLL Signal Descriptions

sysMEM Embedded Block RAM Memory

Larger iCE40 device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in [Table 2-4](#page-7-1).

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB RAM256x16 SB RAM256x16NR SB RAM256x16NW SB RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB RAM512x8 SB RAM512x8NR SB RAM512x8NW SB RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB RAM1024x4 SB RAM1024x4NR SB RAM1024x4NW SB RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB RAM2048x2 SB RAM2048x2NR SB RAM2048x2NW SB RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

Table 2-4. sysMEM Block Configurations 1

1. For iCE40 EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Note the sysMEM Embedded Block RAM Memory address 0 cannot be initialized.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

[Figure 2-4](#page-8-0) shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives

Table 2-5. EBR Signal Descriptions

For further information on the sysMEM EBR block, please refer to TN1250, [Memory Usage Guide for iCE40 De](www.latticesemi.com/dynamic/view_document.cfm?document_id=47775)[vices.](www.latticesemi.com/dynamic/view_document.cfm?document_id=47775)

sysIO

Buffer Banks

iCE40 devices have up to four I/O banks with independent V_{CCIO} rails with an additional configuration bank V_{CC-SPI} for the SPI I/Os.

Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. The PIOs are placed on all four sides of the device.

Figure 2-5. I/O Bank and Programmable I/O Cell

The PIO contains three blocks: an input register block, output register block iCEgate™ and tri-state register block. To save power, the optional iCEgate™ latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock signal, creating two data streams.

Output Register Block

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers. In Generic DDR mode, two registers are used to capture the data on the positive and negative edge of the system clock and then muxed creating one data stream.

[Figure 2-6](#page-10-0) shows the input/output register block for the PIOs.

Figure 2-6. iCE I/O Register Block Diagram

Table 2-6. PIO Signal List

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS and LVDS25.

High Current LED Drivers combine three sysIO buffers together. This allows for programmable drive strength. This also allows for high current drivers that are ideal to drive three white LEDs, or one RGB LED. Each bank is capable of supporting multiple I/O standards including single-ended LVCMOS buffers and differential LVDS25E output buf-

fers. Bank 3 additionally supports differential LVDS25 input buffers. Each sysIO bank has its own dedicated power supply.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} , V_{CCIO} ₂, V_{PP_2V5} , and V_{CC_5PI} have reached the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to $V_{\rm CCO}$. The I/O pins will maintain the pre-configuration state until $V_{\rm CC}$ and V_{CCIO} (for I/O banks containing configuration I/Os) have reached levels, at which time the I/Os will take on the software user-configured settings only after a proper download/configuration. Unused IOs are automatically blocked and the pullup termination is disabled.

Supported Standards

The iCE40 sysIO buffer supports both single-ended and differential input standards. The single-ended standard supported is LVCMOS. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none). The High Current output buffer have individually configurable options for drive strength.

[Table 2-7](#page-11-0) and [Table 2-8](#page-11-1) show the I/O standards (together with their supply and reference voltages) supported by the iCE40 devices.

Table 2-7. Supported Input Standards

1. Bank 3 only.

Table 2-8. Supported Output Standards

1. These interfaces can be emulated with external resistors in all devices.

Non-Volatile Configuration Memory

All iCE40 devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, [iCE40 Programming and Configuration Usage Guide.](www.latticesemi.com/dynamic/view_document.cfm?document_id=46502)

Power On Reset

iCE40 devices have power-on reset circuitry to monitor V_{CC} , V_{CCIO} ₂, V_{PP} _{2V5}, and V_{CC} _{SPI} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CC} , V_{CCIO} ₂, V_{PP} _{2V5}, and V_{CC} _{SPI} (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Programming and Configuration

This section describes the programming and configuration of the iCE40 family.

Device Programming

The NVCM memory can be programmed through the SPI port.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, [iCE40 Programming and Configuration Usage](www.latticesemi.com/dynamic/view_document.cfm?document_id=46502) [Guide.](www.latticesemi.com/dynamic/view_document.cfm?document_id=46502)

Power Saving Options

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V V_{CC} .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

Device Subsystem	Feature Description
IPLL	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.
liCEGate	To save power, the optional iCEgate latch can selectively freeze the state of individual, non-regis- tered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or cllock-enable control.

iCE40 LP/HX Family Data Sheet DC and Switching Characteristics

October 2015 Data Sheet DS1040

Absolute Maximum Ratings1, 2, 3, 4

iCE40 LP/HX

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice [Thermal Management](www.latticesemi.com/dynamic/view_document.cfm?document_id=210) document is required.

3. All voltages referenced to GND.

4. IOs can support a 200 mV Overshoot above the Recommend Operating Conditions V_{CCIO} (Max) and -200mV Undershoot below V_{IL} (Min). Overshoot and Undershoot is permitted for 25% duty cycle but must not exceed 1.6 ns.

Recommended Operating Conditions¹

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC_SPI} are both the same voltage, they must also be the same supply.

2. See recommended voltages by I/O standard in subsequent table.

3. V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.

4. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.

5. No PLL available on the iCE40LP384 and iCE40LP640 device.

6. V_{CCPIL} is tied to V_{CC} internally in packages without PLLs pins.

^{© 2015} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Power Supply Ramp Rates1, 2

1. Assumes monotonic ramp rates.

2. iCE40LP384 requires V_{CC} to be greater than 0.7V when V_{CCLO} and V_{CC_SPI} are above GND.

Power-On-Reset Voltage Levels¹

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

ESD Performance

Please refer to the [iCE40 Product Family Qualification Summary](http://www.latticesemi.com/dynamic/view_document.cfm?document_id=45678) for complete qualification data, including ESD performance.

DC Electrical Characteristics

Over Recommended Operating Conditions

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

2. T_J 25°C, f = 1.0 MHz.

3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. Only applies to IOs in the SPI bank following configuration.

5. Some products are clamped to a diode when V_{IN} is larger than V_{CCIO} .

6. High current IOs has three sysIO buffers connected together.

7. The iCE40LP640 and iCE40LP1K SWG16 package has CDONE and a sysIO buffer are connected together.

Static Supply Current – LP Devices1, 2, 3, 4

1. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

2. Frequency = 0 MHz.

3. T_J = 25 °C, power supplies at nominal voltage.

4. Does not include pull-up.

5. No PLL available on the iCE40LP384 and iCE40LP640 device.

6. V_{CCPIL} is tied to V_{CC} internally in packages without PLLs pins.

Static Supply Current – HX Devices1, 2, 3, 4

1. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

2. Frequency = 0 MHz.

3. $T_J = 25$ °C, power supplies at nominal voltage.

4. Does not include pull-up.

5. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

Programming NVCM Supply Current – LP Devices1, 2, 3, 4

1. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4. $T_J = 25$ °C, power supplies at nominal voltage.

5. Per bank. $V_{\text{CCIO}} = 2.5$ V. Does not include pull-up.

6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.

7. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

8. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.

Programming NVCM Supply Current – HX Devices1, 2, 3, 4

1. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4. T_J = 25 °C, power supplies at nominal voltage.

5. Per bank. $V_{\text{CCIO}} = 2.5$ V. Does not include pull-up.

6. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

7. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications.

Peak Startup Supply Current – LP Devices

1. No PLL available on the iCE40LP384 and iCE40LP640 device.

2. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

3. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.

4. While no PLL is available in the iCE40-LP640 the I_{CCPLLPEAK} is additive to I_{CCPEAK}.

5. iCE40LP384 requires V_{CC} to be greater than 0.7 V when V_{CCLO} and V_{CC_SPI} are above GND.

Peak Startup Supply Current – HX Devices

1. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

sysIO Recommended Operating Conditions

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. Does not apply to Configuration Bank V_{CC-SPI} .

sysIO Single-Ended DC Electrical Characteristics

1. Some products are clamped to a diode when V_{IN} is larger than V_{CCIO} .

2. Only for High Drive LED outputs.

sysIO Differential Electrical Characteristics

The LVDS25E/subLVDSE differential output buffers are available on all banks but the LVDS/subLVDS input buffers are only available on Bank 3 of iCE40 devices.

LVDS25

Over Recommended Operating Conditions

1. Typical.

subLVDS

Over Recommended Operating Conditions

1. Typical.

LVDS25E Emulation

iCE40 devices can support LVDSE outputs via emulation on all banks. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in [Figure 3-1](#page-20-0) is one possible solution for LVDS25E standard implementation. Resistor values in [Figure 3-1](#page-20-0) are industry standard values for 1% resistors.

Figure 3-1. LVDS25E Using External Resistors

Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

SubLVDS Emulation

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The sub-LVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in [Figure 3-2](#page-21-0) is one possible solution for subLVDSE output standard implementation. Use LVDS25E mode with suggested resistors for subLVDSE operation. Resistor values in [Figure 3-2](#page-21-0) are industry standard values for 1% resistors.

Figure 3-2. subLVDSE

Table 3-2. subLVDSE DC Conditions

Over Recommended Operating Conditions

Typical Building Block Function Performance – LP Devices1, 2

Pin-to-Pin Performance (LVCMOS25)

Register-to-Register Performance

1. The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Using a V_{CC} of 1.14 V at Junction Temp 85 °C.

Typical Building Block Function Performance – HX Devices1, 2

Pin-to-Pin Performance (LVCMOS25)

Register-to-Register Performance

1. The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Using a V_{CC} of 1.14 V at Junction Temp 85 °C.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

Maximum sysIO Buffer Performance²

1. Supported in Bank 3 only.

2. Measured with a toggling pattern

iCE40 Family Timing Adders

Over Recommended Commercial Operating Conditions - LP Devices1, 2, 3, 4, 5

1. Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Condition table.

3. All other standards tested according to the appropriate specifications.

4. Commercial timing numbers are shown.

5. Not all I/O standards are supported for all banks. See the Architecture section of this data sheet for details.

Over Recommended Commercial Operating Conditions - HX Devices1, 2, 3, 4, 5

1. Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Condition table.

3. All other standards tested according to the appropriate specifications.

4. Commercial timing numbers are shown.

5. Not all I/O standards are supported for all banks. See the Architecture section of this data sheet for details.

iCE40 External Switching Characteristics – LP Devices 1, 2

Over Recommended Operating Conditions

iCE40 External Switching Characteristics – LP Devices (Continued)1, 2

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions can be extracted from the iCECube2 software.

2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.

iCE40 External Switching Characteristics – HX Devices 1, 2

Over Recommended Operating Conditions

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the iCECube2 software.

2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.

sysCLOCK PLL Timing

Over Recommended Operating Conditions

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. At minimum f_{PFD}. As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

SPI Master or NVCM Configuration Time^{1, 2}

1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.

2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.

sysCONFIG Port Timing Specifications¹

sysCONFIG Port Timing Specifications¹(Continued)

1. Does not apply for NVCM.

2. Supported only with 1.2 V V_{CC} and at 25 °C.

3. Extended range f_{MAX} Write operations support up to 53 MHz only with 1.2 V V_{CC} and at 25 °C.

Switching Test Conditions

[Figure 3-3](#page-32-0) shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in [Table 3-3.](#page-32-1)

Figure 3-3. Output Test Load, LVCMOS Standards

Table 3-3. Test Fixture Required Components, Non-Terminated Interfaces

Note: Output test conditions for all other interfaces are determined by the respective standards.

iCE40 LP/HX Family Data Sheet Pinout Information

October 2017 Data Sheet DS1040

Signal Descriptions

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademark

Signal Descriptions (Continued)

Pin Information Summary

1. V_{CCIO0} and V_{CCIO1} are connected together.

2. V_{CCIO2} and V_{CCIO3} are connected together.

3. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.

Pin Information Summary (Continued)

1. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications.

Pin Information Summary (Continued)

1. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications.

iCE40 LP/HX Family Data Sheet Ordering Information

March 2017 Data Sheet DS1040

iCE40 Part Number Description

Ultra Low Power (LP) Devices

All parts shipped in trays unless noted.

Ordering Information

iCE40 devices have top-side markings as shown below:

Note: Markings are abbreviated for small packages.

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging

iCE40 LP/HX Family Data Sheet Supplemental Information

March 2017 Data Sheet DS1040

For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, [iCE40 Programming and Configuration](www.latticesemi.com/dynamic/view_document.cfm?document_id=46502)
- TN1250, [Memory Usage Guide for iCE40 Devices](www.latticesemi.com/dynamic/view_document.cfm?document_id=47775)
- TN1251, [iCE40 sysCLOCK PLL Design and Usage Guide](www.latticesemi.com/dynamic/view_document.cfm?document_id=47778)
- TN1252, [iCE40 Hardware Checklist](www.latticesemi.com/dynamic/view_document.cfm?document_id=47779)
- TN1253, [Using Differential I/O \(LVDS, Sub-LVDS\) in iCE40 Devices](www.latticesemi.com/dynamic/view_document.cfm?document_id=47960)
- TN1074, [PCB Layout Recommendations for BGA Packages](www.latticesemi.com/dynamic/view_document.cfm?document_id=671)
- [iCE40 Pinout Files](http://www.latticesemi.com/dynamic/index.cfm?fuseaction=view_documents&document_type=32&sloc=01-01-02-12&source=sidebar)
- [Thermal Management](www.latticesemi.com/dynamic/view_document.cfm?document_id=210) document
- [Lattice design tools](http://www.latticesemi.com/products/designsoftware/index.cfm)
- [IBIS](http://www.latticesemi.com/dynamic/index.cfm?fuseaction=view_documents&document_type=37&sloc=01-01-00-92)
- [Package Diagrams Data Sheet](http://www.latticesemi.com/lit/docs/package/pkg.pdf)
- [Schematic Symbols](http://www.latticesemi.com/support/pcbdesignsupport/index.cfm#sch)

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

iCE40 LP/HX Family Data Sheet Revision History

October 2017 Data Sheet DS1040

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

