# **MPQ3414B**



1.5A, 2.2MHz,  $5V_{OUT}$ ,  $52\mu A$   $I_Q$ , Synchronous Step-Up Converter with Output Disconnect, AEC-Q100 Qualfied

### DESCRIPTION

The MPQ3414B is a high-efficiency, synchronous, current-mode step-up converter with output disconnect.

The MPQ3414B can start up from an input voltage ( $V_{IN}$ ) as low as 1.8V, while also providing inrush current limiting and output short-circuit protection (SCP). The integrated P-channel synchronous rectifier improves efficiency and eliminates the need for an external Schottky diode. If the MPQ3414B shuts down, then the P-channel MOSFET disconnects the output from the input. Output disconnect discharges the output completely, which allows the MPQ3414B to draw a supply current ( $I_{SD}$ ) below 1 $\mu$ A during shutdown.

The 2.2MHz fixed switching frequency ( $f_{SW}$ ) allows for the use of small external components. Internal compensation and soft start (SS) reduce the number of external components required. These features provide a compact solution for a wide current load range.

The MPQ3414B features an integrated power MOSFET that supports up to 5V of output voltage ( $V_{OUT}$ ), and up to 0.5A of average output current ( $I_{OUT}$ ), with up to 1A of peak  $I_{OUT}$  ( $I_{OUT}$  PEAK).

The MPQ3414B requires a minimal number of standard, external components, and is available in a compact TSOT23-8 package.

### **FEATURES**


- 2.8V to 4V Input Voltage (V<sub>IN</sub>) Range
- Up to 5V Output Voltage (V<sub>OUT</sub>)
- Up 0.5A Output Current (I<sub>OUT</sub>)
- Internal Synchronous Rectifier
- 2.2MHz Fixed Switching Frequency (f<sub>SW</sub>)
- 52µA Quiescent Current (I<sub>Q</sub>)
- <1µA Shutdown Current (I<sub>SD</sub>)
- Output Disconnect
- Up to 85% Efficiency
- Internal Compensation, Inrush Current Limiting, and Internal Soft Start (SS)
- Small External Components
- Over-Voltage Protection (OVP), Short-Circuit Protection (SCP), and Over-Temperature Protection (OTP)
- Available in a TSOT23-8 Package
- Available in AEC-Q100 Grade 1


# **APPLICATIONS**

- Single-Cell Li-Ion Backup Batteries
- Automotive Secondary Regulation

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

### TYPICAL APPLICATION







# **ORDERING INFORMATION**


Part Number*	Package	Top Marking	MSL Rating
MPQ3414BGJ-5-AEC1	TSOT23-8	See Below	1

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPQ3414BGJ-5-AEC1-Z).

# **TOP MARKING** BGLY

**BGL: Product code** Y: Year code

# **PACKAGE REFERENCE**



© 2022 MPS. All Rights Reserved.



# **PIN FUNCTIONS**

Pin#	Name	Pin Function
1	VIN	<b>Power supply input.</b> The start-up bias is derived from the VIN pin, which should be bypassed locally. Once the output voltage $(V_{OUT})$ exceeds the input voltage $(V_{IN})$ , the bias is derived from the OUT pin.
2	OUT	<b>Synchronous rectifier output.</b> The OUT pin is the drain of the internal synchronous rectifier. If V <sub>OUT</sub> exceeds V <sub>IN</sub> , then the bias is derived from the VIN pin. Connect OUT to the output capacitors using short and wide traces. Output disconnect allows the output to be discharged from the input completely while the EN pin is pulled low. OUT is also the sense point for voltage regulation.
3	SW	<b>Power switch output.</b> The SW pin is the connection node of the internal low-side MOSFET (LS-FET) and the synchronous MOSFET. Connect the inductor between the SW and VIN pins. Keep the SW trace as short and wide as possible to reduce EMI and voltage spikes.
4	PGND	Power ground.
5	FTY	Factory use only. Float the FTY pin or connect FTY to ground (AGND or PGND).
6	AGND	Analog ground.
7	MODE	<b>Mode selection.</b> Pull the MODE pin high to enter advanced asynchronous modulation (AAM). Pull MODE low to enter forced continuous conduction mode (FCCM). Do not adjust the MODE pin during operation.
8	EN	<b>Enable control.</b> Pull the EN pin above 1.2V to turn on the converter; pull EN below 0.4V to turn it off.

# **ABSOLUTE MAXIMUM RATINGS (1)**

$V_{\text{SW}},V_{\text{OUT}}$	0.3V to +6.5V
V <sub>SW</sub> (<5ns)	
All other pins	
Continuous power dissipation	
	1.25W
Junction temperature	
Lead temperature	260°C
Storage temperature	

#### ESD Ratings

Human body model (HBM)	±2kV
Charged device model (CDM)	.±750V

### Recommended Operating Conditions (3)

	_
Input voltage (V <sub>IN</sub> )	2.8V to 4V (4)
Enable (EN) voltage (V <sub>EN</sub> )	
Operating junction temp (T <sub>.1</sub> ).	

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}$ JC	
TSOT23-8	100	55	.°C/W

#### Notes

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, and the device may to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) If  $V_{\text{IN}}$  is close to  $V_{\text{OUT}}$ , then the boost converter may trigger the minimum on time  $(t_{\text{ON}})$ . If  $V_{\text{IN}}$  exceeds  $V_{\text{OUT}}$ , then the boost converter switches between boost mode and linear charge mode. Both conditions can result in an exceedingly high output voltage ripple  $(\Delta V_{\text{OUT}})$ ; therefore, it is not recommended to have  $V_{\text{IN}}$  exceed  $V_{\text{OUT}}$ .

3

5) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  =  $V_{EN}$  = 3.3V,  $V_{OUT}$  = 5V,  $T_J$  = -40°C to +125°C, typical values are tested at  $T_J$  = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Input Voltage Range						
Supply current	IQ_OUT	V <sub>MODE</sub> = V <sub>EN</sub> = V <sub>IN</sub> = 3.3V,V <sub>OUT</sub> = 6V, no load, measured on OUT, T <sub>J</sub> = 25°C		52	80	μΑ
Quiescent current	I <sub>Q_IN</sub>	$V_{\text{MODE}} = V_{\text{EN}} = V_{\text{IN}} = 3.3 \text{V}, V_{\text{OUT}} = 6 \text{V},$ $T_{\text{J}} = 25^{\circ}\text{C}, \text{ no load, measured on VIN}$		8	14	μΑ
Shutdown current	I <sub>SD</sub>	$V_{EN} = V_{OUT} = 0V$ , $T_J = 25$ °C, measured on VIN		0.1	1	μΑ
V <sub>IN</sub> under-voltage lockout (UVLO) threshold	V <sub>IN_UVLO</sub>	V <sub>IN</sub> rising, T <sub>J</sub> = 25°C.		1.65	1.7	V
V <sub>IN</sub> UVLO hysteresis				100		mV
Step-Up Converter						
Switching frequency	f <sub>SW</sub>		1.9	2.2	2.5	MHz
Poforonoo voltago	\/	T <sub>J</sub> = 25°C	4.9	5	5.1	V
Reference voltage	$V_{REF}$	T <sub>J</sub> = -40°C to 125°C	4.875	5	5.125	V
Low-side MOSFET (LS-FET) on resistance	R <sub>DS(ON)_</sub> LS			70		mΩ
LS-FET leakage current	I <sub>LKG_LS</sub>	V <sub>SW</sub> = 6.5V, T <sub>J</sub> = 25°C		0.1	1	μΑ
High-side MOSFET (HS-FET) on resistance	R <sub>DS(ON)_HS</sub>			80		mΩ
HS-FET leakage current	I <sub>LKG_PMOS</sub>	$V_{SW} = 6.5V, V_{OUT} = 0V, T_{J} = 25^{\circ}C$		0.1	1	μΑ
Maximum duty cycle	D <sub>MAX</sub>	$V_{IN} = 3.3V$		85		%
		$V_{IN} = 4V$ , $V_{O} = 0V$	0.1	0.3	0.4	Α
Start-up current limit	ILIMIT_SU	$V_{IN} = 4V$ , $V_{OUT}$ is set to 3.6V, pull $V_{OUT}$ to 3.3V	0.4	0.8	1	Α
LS-FET current limit	ILIMIT_LS	40% duty cycle	2.5	3.6	4.5	Α
Logic Interface						
Enable (EN) high voltage	V <sub>EN_HIGH</sub>		1.2			V
EN low voltage	V <sub>EN_LOW</sub>				0.4	V
EN current	I <sub>EN</sub>	Connected to V <sub>IN</sub>		10		nA
Thermal Protections					_	
Thermal shutdown (6)	T <sub>SD</sub>		150	160	175	°C
Thermal shutdown hysteresis (6)				25		°C


#### Note:

6) Guaranteed by characterization. Not production tested.




### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ , L = 0.68 $\mu$ H,  $T_A = 25$ °C, unless otherwise noted.







 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ , L = 0.68 $\mu$ H,  $T_A = 25$ °C, unless otherwise noted.





 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ , L = 0.68 $\mu$ H,  $T_A = 25$ °C, unless otherwise noted.






7




 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ , L = 0.68 $\mu$ H,  $T_A = 25$ °C, unless otherwise noted.



8



 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ ,  $L = 0.68\mu H$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.



CH1: V<sub>IN</sub>

CH4: IL




# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 3.3V$ ,  $V_{OUT} = 5V$ , L = 0.68 $\mu$ H,  $T_A = 25$ °C, unless otherwise noted.


# **SCP Recovery**

FCCM,  $V_{IN} = 3.3V$ ,  $I_{OUT} = 0.5A$ 




### **Over-Voltage Protection**

 $V_{IN} = 2.5V$ ,  $I_{OUT} = 0.5A$ 



# **OVP Recovery**

 $V_{IN} = 2.5V$ ,  $I_{OUT} = 0.5A$ 





# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



### **OPERATION**

The MPQ3414B is a 2.2MHz, synchronous stepup converter with output disconnect. The device's fixed switching frequency (fsw) and pulse-width modulation (PWM) mode control provide good load and line regulation. Internal soft start (SS) and loop compensation simplify the design process and minimize the number of external components. The internal, low on resistance MOSFETs and frequency stretching allow the MPQ3414B to maintain high efficiency across a wide current load range.

#### Start-Up

The MPQ3414B can start up in linear charge mode. In the linear charge mode, the rectified P-channel high-side MOSFET (HS-FET) turns on until the output voltage ( $V_{\text{OUT}}$ ) reaches close to the input voltage ( $V_{\text{IN}}$ ). To avoid inrush current, the HS-FET current ( $I_{\text{HS}}$ ) is limited. If  $V_{\text{OUT}}$  is 0V, then  $I_{\text{HS}}$  is limited to about 0.3A. If  $V_{\text{IN}}$  exceeds 3.3V, then  $I_{\text{HS}}$  is limited to about 0.8A as  $V_{\text{OUT}}$  rises to 3.3V. This limits the output current ( $I_{\text{OUT}}$ ) during a short circuit. Once  $V_{\text{OUT}}$  reaches  $V_{\text{IN}}$ , the device starts up once the linear charge time is complete.  $V_{\text{OUT}}$  starts to rise under the control of the internal soft start (SS). In boost mode,  $I_{\text{HS}}$  is limited to 3.6A.

If  $V_{\text{OUT}}$  exceeds  $V_{\text{IN}}$ , then the MPQ3414B uses  $V_{\text{OUT}}$  to power the internal circuitry instead of  $V_{\text{IN}}$ . This allows the device to operate at high efficiency, with strong driving capabilities. If  $V_{\text{IN}}$  drops to 2.8V, the device uses  $V_{\text{OUT}}$  to power the internal circuitry.

#### Soft Start (SS)

The MPQ3414B provides soft start (SS) via an internal capacitor with a current source. During linear charge mode, the SS voltage (V<sub>SS</sub>) rises according to the feedback (FB) voltage (V<sub>FB</sub>). Once the linear charge time is complete, the V<sub>SS</sub> is charged and the reference voltage (V<sub>REF</sub>) ramps up according to the fixed internal slew rate. The SS capacitor (C<sub>SS</sub>) is discharged completely if the device shuts down, thermal shutdown is triggered, or there is a short circuit.

#### Enable (EN)

Pull the enable (EN) pin above 1.2V to turn the converter on; pull EN below 0.4V to turn it off. During shutdown, the converter stops switching, the internal control circuitry turns off, and the

output disconnects from the input.

### Power-Save Mode (PSM)

If the MODE pin is pulled logic high as the load decreases, then the device enters power-save mode (PSM). The converter switches back to PWM mode as the load increases. In PSM,  $f_{SW}$  decreases to reduce switching and driver losses.  $f_{SW}$  also decreases if  $V_{IN}$  is close to  $V_{OUT}$ . If  $f_{SW}$  remains at a 2.2MHz, then the minimum on time ( $t_{ON}$ ). This decreases the output voltage ripple ( $\Delta V_{OUT}$ ) by avoiding group-pulse mode. Under extremely light-load conditions, the MPQ3414B operates in group-pulse mode to regulate  $V_{OUT}$  and save power.

If MODE is pulled to logic low, then the device enters forced continuous conduction mode (FCCM). In FCCM,  $f_{\text{SW}}$  remains fairly constant across the entire load range.

It is not recommended to adjust the MODE pin during operation, as doing so may lead to a disturbance on the output.

### **Error Amplifier (EA)**

The MPQ3414B features an internal error amplifier (EA) with internal compensation. The EA compares the internal  $V_{REF}$  (0.6V) and  $V_{FB}$  to generate an EA signal to control  $V_{OUT}$ .  $V_{OUT}$  is fixed at 5V.

#### **Current Sense**

In linear charge mode,  $I_{HS}$  is sensed and compared to the current limit threshold ( $I_{LIMIT\_HS}$ ). The compared output manages the  $I_{HS}$ .

In boost mode, lossless current sensing converts the N-channel low-side MOSFET (LS-FET) switch current signal to a voltage that is added to the internal slope compensation. This signal is compared to the EA output to provide a peak current control command for PWM mode. The peak switch current is limited to about 3.6A. The switch current signal has an internal blanking time (60ns) to reduce noise.

#### **Output Disconnect**

The MPQ3414B eliminates the internal rectifier's body diode conduction to provide output disconnect. This allows V<sub>OUT</sub> to drop to 0V during shutdown, which draws a zero current from the input source. This allows



for inrush current limiting during start-up, which minimizes the surge current at the input. To use output disconnect, an external Schottky diode cannot be connected between the SW and OUT pins.

# Overload Protection (OLP) and Short-Circuit Protection (SCP)

If an overload fault or a short circuit occurs,  $V_{\text{OUT}}$  drops. If  $V_{\text{OUT}}$  drops below  $V_{\text{IN}}$  (0.3V), then the converter shuts down. It starts up again in linear charge mode after a set delay time (50µs). If the overload fault or short circuit is removed, then the device initiates an SS and resumes normal operation.

#### Over-Voltage Protection (OVP)

If  $V_{\text{OUT}}$  exceeds 6V, then converter turns off. Once  $V_{\text{OUT}}$  drops to about 5.7V, the converter recovers automatically and resumes normal operation. This protects the internal MOSFET from over-voltage stress.

#### **Thermal Shutdown**

The device monitors the die temperature internally. If the die temperature exceeds the thermal shutdown threshold (about 155°C), the converter shuts down. Once the temperature drops below 130°C, the converter initiates a SS and resumes normal operation.



### APPLICATION INFORMATION

### Selecting the Input Capacitor (CIN)

Low-ESR input capacitors reduce input switching noise and the peak current drawn from the battery. Ceramic capacitors are recommended for input decoupling, and should be placed as close to the IC as possible. It is recommended to use a >10 $\mu$ F ceramic capacitor to limit the  $V_{IN}$  ripple ( $\Delta V_{IN}$ ).

#### Selecting the Output Capacitor (Cout)

To ensure stability across the entire operating range, place an  $\geq 22 \mu F$  output capacitor ( $C_{OUT}$ ) on the OUT pin. A higher capacitance may be required to decrease the  $V_{OUT}$  and the transient ripple. Low-ESR capacitors with X5R or X7R type dielectrics are recommended. The output minimum  $C_{OUT}$  required to support the ripple in PWM mode ( $C_{OUT\_MIN}$ ) can be calculated with Equation (2):

$$C_{\text{OUT\_MIN}} \ge \frac{I_{\text{OUT}} \times (V_{\text{OUT\_MAX}} - V_{\text{IN\_MIN}})}{f_{\text{SW}} \times V_{\text{OUT\_MAX}} \times \Delta V_{\text{OUT}}} \quad (2)$$

Where the ESR is  $0\Omega$ ,  $V_{\text{OUT\_MAX}}$  is the maximum  $V_{\text{OUT}}$ ,  $V_{\text{IN\_MIN}}$  is the minimum  $V_{\text{IN}}$ , and  $\Delta V_{\text{OUT}}$  is the acceptable  $V_{\text{OUT}}$  ripple.

Place a 1µF ceramic between the OUT and PGND pins using a short loop to reduce EMI and voltage spikes on the SW pin.

#### Selecting the Inductor

The MPQ3414B utilizes small, surface-mounted inductors due to its 2.2MHz  $f_{SW}$ . A 0.47 $\mu$ H to 1.2 $\mu$ H inductor is suitable for most applications.

A larger-value inductor allows for greater  $I_{\text{OUT}}$  capabilities by reducing the inductor ripple current; however, a larger inductor has a larger physical size. The minimum inductance (L) can be calculated with Equation (3):

$$L \ge \frac{V_{\text{IN\_MIN}} \times (V_{\text{OUT\_MAX}} - V_{\text{IN\_MIN}})}{V_{\text{OUT\_MAX}} \times \Delta I_{\text{L}} \times f_{\text{SW}}}$$
(3)

Where  $\Delta I_L$  is the acceptable inductor current  $(I_L)$  ripple.

 $\Delta I_L$  is typically set between to 30% and 50% of the maximum  $I_L$  ( $I_{L\_MAX}$ ). Keep the series resistance of the inductor low to reduce resistive power loss. The saturated current ( $I_{SAT}$ ) should be large enough to support the peak current.

#### **Design Example**

Table 1 shows a design example following the application guidelines for the specifications below.

Table 1: Design Example

V <sub>IN</sub>	2.8V to 4V
V <sub>OUT</sub>	5V
I <sub>OUT</sub> (Peak)	1A
I <sub>OUT</sub> (Average)	0.5A

Figure 3 on page 16 shows a typical application circuit for a 5V output. For more device applications, refer to the related evaluation board.



#### **PCB Layout Guidelines**

Efficient PCB layout is critical for stable operation. Poor layout can result in reduced performance, excessive EMI, resistive loss, system instability, and over-voltage stress. For the best results, refer to Figure 2 and follow the guidelines below:

- 1. Place the output capacitor as close to the OUT pin as possible, and close to PGND.
- 2. Place a small decoupling capacitor in parallel with the bulk output capacitor.
- Place the small decoupling capacitor as close to the OUT and PGND pins as possible to reduce EMI and voltage spikes on SW.
- Place the input capacitor and inductor as close to the VIN and SW pins as possible using short and wide traces.
- 5. Place the feedback loop far away from any noisy nodes (such as SW).

- 6. Place the feedback resistor divider as close to the feedback node and AGND as possible.
- Place the ground return of the input and output capacitors as close to PGND as possible using a large copper ground area and multiple vias to improve thermal performance.




Figure 2: Recommended PCB Layout



# TYPICAL APPLICATION CIRCUIT




Figure 3: Typical Application Circuit ( $V_{IN}$  = 2.8V to 4V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 0.5A,  $I_{OUT\_PEAK}$  = 1A) (7)


#### Note:


7) The AGND and PGND pins are connected together in application.



# **PACKAGE INFORMATION**


#### **TSOT23-8**






#### **TOP VIEW**


#### **RECOMMENDED LAND PATTERN**





#### **FRONT VIEW**

**SIDE VIEW** 




**DETAIL "A"** 

#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION, OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITIES (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.1 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS THE LOWER LEFT PIN WHEN READING THE TOP MARK FROM LEFT TO RIGHT (SEE EXAMPLE TOP MARK).



# **CARRIER INFORMATION**



Part Number	Package	Quantity/	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Tray	Diameter	Tape Width	Tape Pitch
MPQ3414BGJ-5- AEC1-Z	TSOT23-8	3000	N/A	N/A	7in	8mm	4mm



# **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	2/9/2022	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.