

Data Sheet March 9, 2006 FN7455.5

# Micropower Single Supply Rail-to-Rail Input-Output Op Amp

The EL8186 is a micropower operational amplifier optimized for single supply operation at 5V and can operate down to 2.4V.

The EL8186 draws minimal supply current while meeting excellent DC-accuracy noise and output drive specifications. Competing devices seriously degrade these parameters to achieve micropower supply current. Offset current, voltage and current noise, slew rate, and gain-bandwidth product are all two to ten times better than on previous micropower op amps.

The EL8186 can be operated from one lithium cell or two Ni-Cd batteries. The input range includes both positive and negative rail. The output swings to both rails.

## **Ordering Information**

_				
PART NUMBER (BRAND)	PART MARKING	TAPE & PACKAGE		PKG. DWG. #
EL8186IW-T7	BBJA	7" (3K pcs)	6-Pin SOT-23	MDP0038
EL8186IW-T7A	186IW-T7A BBJA		6-Pin SOT-23	MDP0038
EL8186IWZ-T7 (Note)	BBRA	7" (3K pcs)	6-Pin SOT-23 (Pb-free)	MDP0038
EL8186IWZ-T7A (Note)	BBRA	7" (250 pcs)	6-Pin SOT-23 (Pb-free)	MDP0038
EL8186ISZ (Note)	8186ISZ	-	8-Pin SO (Pb-free)	MDP0027
EL8186ISZ-T7 (Note)	8186ISZ	7"	8-Pin SO (Pb-free)	MDP0027
EL8186ISZ-T13 (Note)	8186ISZ	13"	8-Pin SO (Pb-free)	MDP0027

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### Features


- 55µA supply current
- 400µV typical offset voltage
- · 500pA input bias current
- · 400kHz gain-bandwidth product
- 1MHz -3dB bandwidth
- 0.13V/µs slew rate
- · Single supply operation down to 2.4V
- · Rail-to-rail input and output
- · Output sources and sinks 26mA load current
- Pb-Free plus anneal available (RoHS compliant)

### **Applications**


- · Battery- or solar-powered systems
- · 4mA to 25mA current loops
- · Handheld consumer products
- · Medical devices
- · Thermocouple amplifiers
- Photodiode pre amps
- · pH probe amplifiers

### **Pinouts**

**EL8186** (6-PIN SOT-23) TOP VIEW



EL8186 (8-PIN SO) TOP VIEW



### **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

Supply Voltage	.5V	Output Short-Circuit Duration
Differential Input Current	mA	Ambient Operating Temperature Range40°C to +85°C
Input Voltage0.5V to V <sub>S</sub> + 0.	.5V	Storage Temperature Range65°C to +150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

# $\textbf{Electrical Specifications} \hspace{0.5cm} V_S = 5 \text{V, 0V, V}_{CM} = 0.1 \text{V, V}_{O} = 1.4 \text{V, T}_{A} = 25 ^{\circ} \text{C unless otherwise specified.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Input Offset Voltage			0.4	1	mV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Drift vs Temperature			1		μV/°C
Ios	Input Offset Current			0.4	2	nA
I <sub>B</sub>	Input Bias Current			0.5	3	nA
e <sub>N</sub>	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		1		μV <sub>PP</sub>
	Input Noise Voltage Density	f <sub>O</sub> = 1kHz		25		nV/√Hz
i <sub>N</sub>	Input Noise Current Density	f <sub>O</sub> = 1kHz		0.1		pA/√Hz
CMIR	Input Voltage Range	Guaranteed by CMRR test	0		5	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 0V to 5V	90	110		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.4V to 5V	90	110		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{O}$ = 0.5V to 4.5V, $R_{L}$ = 100k $\Omega$	200	500		V/mV
		$V_O$ = 0.5V to 4.5V, $R_L$ = 1k $\Omega$		25		V/mV
Vout	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$		3	6	mV
		Output low, $R_L = 1k\Omega$		130	200	mV
		Output high, $R_L$ = 100k $\Omega$	4.994	4.997		V
		Output high, $R_L = 1k\Omega$	4.8	4.88		V
SR	Slew Rate		0.09	0.13	0.17	V/µs
GBW	Gain Bandwidth Product	f <sub>O</sub> = 100kHz		400		kHz
BW	-3dB Bandwidth	Unity gain, C <sub>LOAD</sub> = 27pF, R <sub>F</sub> = 100		1		MHz
I <sub>S,ON</sub>	Supply Current, Enabled		40	55	75	μΑ
I <sub>S,OFF</sub>	Supply Current, Disabled			3	10	μA
I <sub>O</sub> +	Short Circuit Output Current	R <sub>L</sub> = 10Ω	18	31		mA
I <sub>O</sub> -	Short Circuit Output Current	R <sub>L</sub> = 10Ω	17	26		mA
V <sub>S</sub>	Minimum Supply Voltage			2.2	2.4	V
V <sub>INH</sub>	Enable Pin High Level				2	V
V <sub>INL</sub>	Enable Pin Low Level		0.8			V
I <sub>ENH</sub>	Enable Pin Input Current	V <sub>EN</sub> = 5V	0.25	0.7	2	μA
I <sub>ENL</sub>	Enable Pin Input Current	V <sub>EN</sub> = 0V	-0.5	0	+0.5	μA

FN7455.5 March 9, 2006

## **Typical Performance Curves**




FIGURE 1. UNITY GAIN FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 3. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 5. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 4. INPUT OFFSET VOLTAGE vs OUTPUT VOLTAGE




FIGURE 6. INPUT BIAS + OFFSET CURRENTS vs COMMON-MODE INPUT VOLTAGE

<u>intersil</u>

### Typical Performance Curves (Continued)




FIGURE 7. A<sub>VOL</sub> vs FREQUENCY @  $1k\Omega$  LOAD




FIGURE 9. PSRR vs FREQUENCY




FIGURE 11. VOLTAGE NOISE vs FREQUENCY




FIGURE 8. AVOL vs FREQUENCY @ 100k $\Omega$  LOAD




FIGURE 10. CMRR vs FREQUENCY




FIGURE 12. CURRENT NOISE vs FREQUENCY

intersil

# Typical Performance Curves (Continued)




FIGURE 13. 0.1Hz TO 10Hz INPUT VOLTAGE NOISE




FIGURE 14. V<sub>OS</sub> vs TEMPERATURE




FIGURE 16. CMRR vs TEMPERATURE




FIGURE 15. PSRR vs TEMPERATURE




FIGURE 17.  $A_{VOL}$  vs TEMPERATURE

# Typical Performance Curves (Continued)




FIGURE 18. IB vs TEMPERATURE




FIGURE 20. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 19. IS vs TEMPERATURE




FIGURE 21. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

# Applications Information

### Introduction

The EL8186 is a rail-to-rail input and output micro-power single supply operational amplifier with an enable feature. The device achieves rail-to-rail input and output operation and eliminates the concerns introduced by a conventional rail-to-rail input and output operational amplifier.

### Rail-to-Rail Input

The input common-mode voltage range of the EL8186 goes from negative supply to positive supply without introducing offset errors or degrading performance associated with a conventional rail-to-rail input operational amplifier. Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The EL8186 achieves input rail-to-rail performance without sacrificing important precision specifications and without degrading distortion performance. The EL8186's input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range for the EL8186 gives consistent behavior from typically 10mV above the negative rail all the way up to the positive rail.

#### Input Bias Current Compensation

The input bias currents of the EL8186 are reduced to a typical 500pA while maintaining excellent bandwidth for a micro-power operational amplifier. Inside the EL8186 is an input bias cancelling circuit. The input stage transistors are still biased with an adequate amount of current for speed but the cancelling circuit sinks most of the base current, leaving a small fraction as input bias current. The input bias current compensation/cancellation operates from typically 10mV above the negative rail to the positive supply rail.

### Rail-to-Rail Output

A pair of complementary MOSFET devices achieves rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The EL8186 with a  $100 \mathrm{k}\Omega$  load will swing to within 3mV of the supply rails.

### Enable/Disable Feature

The EL8186 offers an EN pin. The active low enable pin disables the device when pulled up to at least 2.2V. Upon disable the part consumes typically  $3\mu A$ , while the output is in a high impedance state. The EN also has an internal pull down. If left open, the EN pin will pull to negative rail and the device will be enabled by default. The high impedance at output during disable allows multiple EL8186s to be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the EN pin.

### Typical Applications






FIGURE 22. THERMOCOUPLE AMPLIFIER

Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability, and ability to measure a wide range of temperatures. The EL8186 is used to convert the differential thermocouple voltage into single-ended signal with 10X gain. The EL8186's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the converter to run from a single 5V supply.

intersil FN7455.5

# SO Package Outline Drawing





	DIMENSION TABLE							
Symbol	S0-8	SO-14	S016 (0.150")	S016 (0.300") (S0L-16)		S024 (S0L-24)	S028 (S0L-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/- 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/- 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/- 0.003
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/- 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/- 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/- 0.004
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/- 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Reference

Drawing #: MDP0027
Rev: L
Date: 2/15/01
Units: Inches
JEDEC Reg: MS-012/013

PACKAGE OUTLINE DRAWING SMALL OUTLINE (SO) PACKAGE FAMILY




Semiconductor, Inc.

Notes:

- (1) Plastic or metal protrusions of 0.006" maximum per side are not included.
- (2) Plastic interlead protrusions of 0.010" maximum per side are not included.
- (3) Dimensions  ${\rm "D"}$  and  ${\rm "E1"}$  are measured at Datum Plane  ${\rm "H"}.$
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

# SOT-23 Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

FN7455.5 March 9, 2006