

16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

Check for Samples: SN74AVCB164245-EP

FEATURES

- Member of the Texas Instruments Widebus™ Family
- **DOC™ Circuitry Dynamically Changes Output** Impedance, Resulting in Noise Reduction Without Speed Degradation
- **Dynamic Drive Capability Is Equivalent to** Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Control Inputs V_{IH} and V_{IL} Levels Are Referenced to V_{CCB} Voltage
- If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- **Overvoltage-Tolerant Inputs and Outputs** Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- **Fully Configurable Dual-Rail Design Allows** Each Port to Operate Over Full 1.4-V to 3.6-V **Power-Supply Range**

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 750-V Charged-Device Model (C101)

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (-55°C to 125°C) Temperature Ranges (1)
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- (1) Custom temperature ranges available

DESCRIPTION

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.4 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCB164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the directioncontrol (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCB164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V_{CCB}.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCB} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either V_{CC} input is at GND, both ports are in the high-impedance state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, DOC are trademarks of Texas Instruments.




Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACK	AGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
5500 to 40500	T000D D00	Reel of 2000	CAVCB164245MDGGREP	A)/OD464045M	V62/13602-01XE
–55°C to 125°C	TSSOP-DGG	Tube of 40	CAVCB164245MDGGEP	AVCB164245M	V62/13602-01XE-T

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

TERMINAL ASSIGNMENTS

DGG PACKAGE (TOP VIEW)




FUNCTION TABLE (EACH 8-BIT SECTION)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

Submit Documentation Feedback



Figure 1. LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DGV packages.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	4.6	٧
		I/O ports (A port)	-0.5	4.6	
V_{I}	Input voltage range (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
V	Voltage range applied to any output in the high-impedance or power-off	A port	-0.5	4.6	V
Vo	state ⁽²⁾	B port	-0.5	4.6	V
V	Valtage range applied to any output in the high or law state(2) (3)	A port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2) (3)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	ç

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

Product Folder Links: SN74AVCB164245-EP

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



THERMAL INFORMATION

		SN74AVCB164245	
	THERMAL METRIC ⁽¹⁾	DGG	UNITS
		48 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	59.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	13.9	
θ _{JB}	Junction-to-board thermal resistance (4)	27.1	00044
Ψлт	Junction-to-top characterization parameter (5)	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	26.8	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS (1)(2)(3)

 $T_A = -55$ °C to 125°C, over recommended input voltage range (unless otherwise noted)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.4	3.6	V
V _{CCB}	Supply voltage				1.4	3.6	V
			1.4 V to 1.95 V		V _{CCI} × 0.65		
V_{IH}	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.7		V
			2.7 V to 3.6 V		2		
			1.4 V to 1.95 V			$V_{CCI} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V
			2.7 V to 3.6 V			0.8	
			1.4 V to 1.95 V		V _{CCB} × 0.65		
V_{IH}	High-level input voltage	Control inputs (referenced to V _{CCB})	1.95 V to 2.7 V		1.7		V
		(referenced to ACCB)	2.7 V to 3.6 V		2		
			1.4 V to 1.95 V			V _{CCB} × 0.35	
V_{IL}	Low-level input voltage	Control inputs (referenced to V _{CCB})	1.95 V to 2.7 V			0.7	V
		(referenced to AGCB)	2.7 V to 3.6 V			0.8	
V _I	Input voltage				0	3.6	V
\ /	Output valtage	Active state			0	V _{CCO}	V
Vo	Output voltage	3-state			0	3.6	V
				1.4 V to 1.6 V		-2	
	Ulab laval avitavit avimant			1.65 V to 1.95 V		-4	^
I _{OH}	High-level output current			2.3 V to 2.7 V		-8	mA
				3 V to 3.6 V		-12	
				1.4 V to 1.6 V		2	
	Lave lavel autout average			1.65 V to 1.95 V		4	4
l _{OL}	ow-level output current			2.3 V to 2.7 V		8	mA
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise or fall	rate				5	ns/V
T _A	Operating free-air tempera	ature			-55	125	°C

Product Folder Links: SN74AVCB164245-EP

V_{CCI} is the V_{CC} associated with the data input port.
 V_{CCO} is the V_{CC} associated with the data output port.
 All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS(1)(2)


 $T_A = -55^{\circ}$ C to 125°C, over recommended input voltage range (unless otherwise noted)

P	ARAMETER	TEST COM	IDITIONS	V _{CCA}	V _{CCB}	MIN	TYP(3)	MAX	UNIT
		$I_{OH} = -100 \mu A$	$V_I = V_{IH}$	1.4 V to 3.6 V	1.4 V to 3.6 V	$V_{\rm CCO} - 0.2$			
		I _{OH} = -2 mA	$V_I = V_{IH}$	1.4 V	1.4 V	1.05			
V _{OH}		$I_{OH} = -4 \text{ mA}$	$V_I = V_{IH}$	1.65 V	1.65 V	1.2			V
		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	2.3 V	2.3 V	1.7			
		I _{OH} = -12 mA	$V_I = V_{IH}$	3 V	3 V	2.2			
		I _{OH} = 100 μA	$V_I = V_{IL}$	1.4 V to 3.6 V	1.4 V to 3.6 V			0.2	
		I _{OH} = 2 mA	$V_I = V_{IL}$	1.4 V	1.4 V			0.35	
/ _{OL}		I _{OH} = 4 mA	$V_I = V_{IL}$	1.65 V	1.65 V			0.45	V
		I _{OH} = 8 mA	$V_I = V_{IL}$	2.3 V	2.3 V			0.6	
		I _{OH} = 12 mA	$V_I = V_{IL}$	3 V	3 V			0.75	
ı	Control inputs	$V_I = V_{CCB}$ or GND		1.4 V to 3.6 V	3.6 V			±2.5	μA
	A port	VV 04-06V		0 V	0 to 3.6 V			±10	
off	B port	V_I or $V_O = 0$ to 3.6 V		0 to 3.6 V	0 V			±10	μA
	A or B ports		OE = V _{IH}	3.6 V	3.6 V			±12.5	
OZ ⁽⁴⁾	B port	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND	0	0 V	3.6 V			±12.5	μA
A port	1 1 - 100 01 0140	OE = don't care	3.6 V	0 V			±12.5		
			"	1.6 V	1.6 V			35	
				1.95 V	1.95 V			35	
		V V CND		2.7 V	2.7 V			45	
CCA		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V			-50	μA
				3.6 V	0 V			50	
				3.6 V	3.6 V			50	
				1.6 V	1.6 V			35	
				1.95 V	1.95 V			35	
		V V OND		2.7 V	2.7 V			45	*
CCB		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V			50	μA
				3.6 V	0 V			-50	
				3.6 V	3.6 V			50	
C _i	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V		4		pF
C _{io}	A or B ports	V _O = 3.3 V or GND		3.3 V	3.3 V		5		pF

Submit Documentation Feedback

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port. All typical values are at $T_A = 25^{\circ}C$. For I/O ports, the parameter I_{OZ} includes the input leakage current. (2) (3) (4)





(1) See datasheet for absolute maximum and minimum recommended operating conditions.

Figure 2. SN74AVCB164245-EP Operating Life Derating Chart



Switching Characteristics

 $T_A = -40$ °C to 85°C, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see)

PARAMETER	FROM	TO		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	Α	В	1.7	6.7	1.9	6.3	1.8	5.5	1.7	5.8	
t_{pd}	В	Α	1.8	6.8	2.2	7.4	2.1	7.6	2.1	7.3	ns
	ŌĒ	Α	2.5	8.4	2.4	7.4	2.1	5.2	1.9	4.2	20
t _{en}	OE	В	2.1	9	2.9	9.8	3.2	10	3	9.8	ns
•	ŌĒ	Α	2.2	6.9	2.3	6.1	1.3	3.6	1.3	3	20
t _{dis}	OE	В	2.1	7.1	2.3	6.4	1.7	5.1	1.6	4.8	ns

SWITCHING CHARACTERISTICS

 $T_A = -55^{\circ}\text{C}$ to 125°C, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
•	Α	В	12.7	12.3	11.5	11.8	20
t_{pd}	В	Α	12.8	13.4	13.6	13.3	ns
•	ŌĒ	Α	14.8	13.9	12.4	11.9	20
t _{en}	OE	В	15	15.8	16	15.8	ns
t _{dis} OE	А	12.9	12.1	9.6	9	20	
t _{dis}	OE	В	13.1	12.4	11.1	10.8	ns

Switching Characteristics

 $T_A = -40$ °C to 85°C, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1	1.5 V I V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT
		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.7	6.7	1.8	6	1.7	4.7	1.6	4.3	no
t _{pd}	В	Α	1.4	5.5	1.8	6	1.8	5.8	1.8	5.5	ns
	ŌĒ	Α	2.6	8.5	2.5	7.5	2.2	5.3	1.9	4.2	
t _{en}	OE .	В	1.8	7.6	2.6	7.7	2.6	7.6	2.6	7.4	ns
	ŌĒ	Α	2.3	7	2.3	6.1	1.3	3.6	1.3	3	
t _{dis}	OE .	В	1.8	7	2.5	6.3	1.8	4.7	1.7	4.4	ns

SWITCHING CHARACTERISTICS

 $T_A = -55$ °C to 125°C, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
	(INPOT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
	Α	В	12.7	12	10.7	10.3	
t_{pd}	В	Α	11.5	12	11.8	11.5	ns
	ŌĒ	Α	14.5	13.5	12.1	11.9	
t _{en}	OE	В	13.6	13.7	13.6	13.4	ns
	ŌĒ	Α	13	12.1	9.6	9	20
t _{dis}	OE	В	13	12.3	10.7	10.4	ns

Product Folder Links: SN74AVCB164245-EP



Switching Characteristics

 $T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \text{ (see)}$

PARAMETER	FROM	TO (OUTPUT)		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.6	6	1.8	5.6	1.5	4	1.4	3.4	20
t _{pd}	В	A	1.3	4.6	1.7	4.4	1.5	4	1.4	3.7	ns
	ŌĒ	A	3.1	8.5	2.5	7.5	2.2	5.3	1.9	4.2	
t _{en}	OE .	В	1.7	5.7	2.2	5.5	2.2	5.3	2.2	5.1	ns
	ŌĒ	А	2.4	7	3	6.1	1.4	3.6	1.2	3	
t _{dis}	OE .	В	1.2	5.8	1.9	5	1.4	3.6	1.3	3.3	ns

SWITCHING CHARACTERISTICS

 $T_A = -55^{\circ}\text{C}$ to 125°C, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
	(INPOT)	(001701)	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
	Α	В	12	11.6	10	9.4	
t _{pd}	В	А	10.6	10.4	10	9.7	ns
	ŌĒ	А	14.5	13.5	11.3	10.2	20
t _{en}	OE	В	11.7	11.5	11.3	11.1	ns
	t _{dis} OE		13	12.1	9.6	9	20
t _{dis}	OE	В	11.8	11	9.6	9.3	ns

Switching Characteristics

 $T_A = -40$ °C to 85°C, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
	Α	В	1.5	5.9	1.7	5.4	1.5	3.7	1.4	3.1	20	
t _{pd}	В	Α	1.3	4.5	1.6	3.8	1.5	3.3	1.4	3.1	ns	
	ŌĒ	Α	2.6	8.3	2.5	7.4	2.2	5.2	1.9	4.1	20	
t _{en}	OE	В	1.6	4.9	2	4.5	2	4.3	1.9	4.1	ns	
t _{dis}	ŌĒ	Α	2.3	7	3	6	1.3	3.5	1.2	3.5		
		В	1.3	6.9	2.1	5.5	1.6	3.8	1.5	3.5	ns	

SWITCHING CHARACTERISTICS

 $T_A = -55$ °C to 125°C, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
	(INPOT)	(INPOT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	MIN MAX
	А	В	11.9	11.4	9.7	9.1	
t_{pd}	В	A	10.5	9.8	9.3	9.1	ns
	ŌE	А	14.3	13.4	11.2	10.1	20
t _{en}	OE	В	11.3	10.5	10.3	10.1	ns
t _{dis}	ŌĒ	A	13	12	9.5	9.5	
		В	12.9	11.5	9.8	9.5	ns

Product Folder Links: SN74AVCB164245-EP




OPERATING CHARACTERISTICS

 V_{CCA} and V_{CCB} = 3.3 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS	TYP	UNIT
	Power dissipation capacitance per transceiver,	Outputs enabled		14	
C _{pdA}	A-port input, B-port output	Outputs disabled	$C_1 = 0.$ f = 10 MHz	7	pF
C _{pdA} (V _{CCA})	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$, $f = 10 \text{ MHz}$	20	
	B-port input, A-port output	Outputs disabled		7	
	Power dissipation capacitance per transceiver,	Outputs enabled		20	pF
C _{ndB}	A-port input, B-port output	Outputs disabled	$C_1 = 0.$ f = 10 MHz	7	
C _{pdB} (V _{CCB})	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$, $f = 10 \text{ MHz}$	14	
	B-port input, A-port output	Outputs disabled		7	

OUTPUT DESCRIPTION

The DOCTM circuitry is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*TM) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 3. Typical Output Voltage vs Output Current

Submit Documentation Feedback


Copyright © 2013, Texas Instruments Incorporated

 V_{CCB}

_{CCB}/2




PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL} t _{PHZ} /t _{PZH}	2 × V _{CCO} GND

LOAD CIRCUIT

V _{CCO}	C _L	R_L	V _{TP}
1.5 V ± 0.1 V	15 pF	500 Ω	0.1 V
1.8 V ± 0.15 V	30 pF	500 Ω	0.15 V
2.5 V ± 0.2 V	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	30 pF	500 Ω	0.3 V



V_{CCB}/2



Output

Control

(low-level

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z_O = 50 Ω, dv/dt ≥ 1 V/ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. V_{CCI} is the V_{CC} associated with the input port.
 - I. V_{CCO} is the V_{CC} associated with the output port.

Figure 4. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AVCB164245-EP

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CAVCB164245MDGGEP	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AVCB164245M	Samples
CAVCB164245MDGGREP	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AVCB164245M	Samples
V62/13602-01XE	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AVCB164245M	Samples
V62/13602-01XE-T	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AVCB164245M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVCB164245-EP:

Catalog: SN74AVCB164245

Automotive: SN74AVCB164245-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAVCB164245MDGGRE P	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAVCB164245MDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CAVCB164245MDGGEP	DGG	TSSOP	48	40	530	11.89	3600	4.9
V62/13602-01XE-T	DGG	TSSOP	48	40	530	11.89	3600	4.9



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated