

ISL6615A

High-Frequency 6A Sink Synchronous MOSFET Drivers with Protection Features

FN6608
Rev 2.00
April 13, 2012

The ISL6615A is a high-speed MOSFET driver optimized to drive upper and lower power N-Channel MOSFETs in a synchronous rectified buck converter topology. This driver, combined with an Intersil Digital or Analog multiphase PWM controller, forms a complete high frequency and high efficiency voltage regulator.

The ISL6615A drives both upper and lower gates over a range of 4.5V to 13.2V. This drive-voltage provides the flexibility necessary to optimize applications involving trade-offs between gate charge and conduction losses.

The ISL6615A features 6A typical sink current for the low-side gate driver, enhancing the lower MOSFET gate hold-down capability during PHASE node rising edge, preventing power loss caused by the self turn-on of the lower MOSFET due to the high dV/dt of the switching node.

An advanced adaptive zero shoot-through protection is integrated to prevent both the upper and lower MOSFETs from conducting simultaneously and to minimize the dead-time. The ISL6615A includes an overvoltage protection feature operational before VCC exceeds its turn-on threshold, at which the PHASE node is connected to the gate of the low side MOSFET (LGATE). The output voltage of the converter is then limited by the threshold of the low side MOSFET, which provides some protection to the load if the upper MOSFET(s) is shorted.

The ISL6615A also features an input that recognizes a high-impedance state, working together with Intersil multiphase PWM controllers to prevent negative transients on the controlled output voltage when operation is suspended. This feature eliminates the need for the Schottky diode that may be utilized in a power system to protect the load from negative output voltage damage.

Features

- Dual MOSFET Drives for Synchronous Rectified Bridge
- Advanced Adaptive Zero Shoot-Through Protection
 - Body Diode Detection
 - LGATE Detection
 - Auto-zero of $r_{DS(ON)}$ Conduction Offset Effect
- Adjustable Gate Voltage for Optimal Efficiency
- 36V Internal Bootstrap Schottky Diode
- Bootstrap Capacitor Overcharging Prevention
- Supports High Switching Frequency (up to 1MHz)
 - 6A LGATE Sinking Current Capability
 - Fast Rise/Fall Times and Low Propagation Delays
- Support 5V PWM Input Logic
- Tri-State PWM Input for Safe Output Stage Shutdown
- Tri-State PWM Input Hysteresis for Applications with Power Sequencing Requirement
- Pre-POR Overvoltage Protection
- VCC Undervoltage Protection
- Expandable Bottom Copper PAD for Better Heat Spreading
- Dual Flat No-Lead (DFN) Package
 - Near Chip-Scale Package Footprint; Improves PCB Efficiency and Thinner in Profile
- Pb-free (RoHS compliant)


Applications

- Optimized for POL DC/DC Converters for IBA Systems
- Core Regulators for Intel® and AMD® Microprocessors
- High Current Low-Profile DC/DC Converters
- High Frequency and High Efficiency VRM and VRD
- Synchronous Rectification for Isolated Power Supplies


Related Literature

- Technical Brief [IB363](#) "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Technical Brief [TB389](#) "PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages"

Block Diagram



Typical Application - 2 Channel Converter



THE ISL6615A CAN SUPPORT 5V PWM INPUT



Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL6615ACBZ	6615A CBZ	0 to +70	8 Ld SOIC	M8.15
ISL6615ACRZ	615A	0 to +70	10 Ld 3x3 DFN	L10.3x3
ISL6615AIBZ	6615A IBZ	-40 to +85	8 Ld SOIC	M8.15
ISL6615AIRZ	15AI	-40 to +85	10 Ld 3x3 DFN	L10.3x3
ISL6615AFRZ	15AF	-40 to +125	10 Ld 3x3 DFN	L10.3x3

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL6615A](#). For more information on MSL please see techbrief [TB363](#).

Pin Configurations



*RECOMMEND TO CONNECT PIN 3 TO GND AND PIN 8 TO PVCC

Functional Pin Descriptions

PACKAGE PIN #		PIN SYMBOL	FUNCTION
SOIC	DFN		
1	1	UGATE	Upper gate drive output. Connect to gate of high-side power N-Channel MOSFET.
2	2	BOOT	Floating bootstrap supply pin for the upper gate drive. Connect the bootstrap capacitor between this pin and the PHASE pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET. See the Internal Bootstrap Device "TIMING DIAGRAM" on page 6 under Description for guidance in choosing the capacitor value.
-	3, 8	N/C	No Connection. Recommend to connect pin 3 to GND and pin 8 to PVCC.
3	4	PWM	The PWM signal is the control input for the driver. The PWM signal can enter three distinct states during operation, see the "TIMING DIAGRAM" on page 6 section under Description for further details. Connect this pin to the PWM output of the controller.
4	5	GND	Bias and reference ground. All signals are referenced to this node. It is also the power ground return of the driver.
5	6	LGATE	Lower gate drive output. Connect to gate of the low-side power N-Channel MOSFET.
6	7	VCC	Its operating range is +6.8V to 13.2V. Place a high quality low ESR ceramic capacitor from this pin to GND.
7	9	PVCC	This pin supplies power to both upper and lower gate drives. Its operating range is +4.5V to 13.2V. Place a high quality low ESR ceramic capacitor from this pin to GND.
8	10	PHASE	Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the lower MOSFET. This pin provides a return path for the upper gate drive.
9	11	PAD	Connect this pad to the power ground plane (GND) via thermally enhanced connection.

Absolute Maximum Ratings

Supply Voltage (VCC)	15V
Supply Voltage (PVCC)	VCC + 0.3V
BOOT Voltage (VBOOT-GND)	36V
Input Voltage (VPWM)	GND - 0.3V to 7V
UGATE	VPHASE - 0.3VDC to VBOOT + 0.3V
	VPHASE - 3.5V (<100ns Pulse Width, 2μJ) to VBOOT + 0.3V
LGATE	GND - 0.3VDC to VPVCC + 0.3V
	GND - 5V (<100ns Pulse Width, 2μJ) to VPVCC + 0.3V
PHASE	GND - 0.3VDC to 15VDC
GND - 8V (<400ns, 20μJ) to	
	30V (<200ns, VBOOT-GND < 36V))

ESD Ratings

HBM (Tested per JESD22-A114E)	2kV
MM (Tested per JESD22-A115-A)	200V
CDM (Tested per JESD22-C101C)	2kV
Latchup	Tested per JESD78A, Class II at +85°C

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)
SOIC Package (Notes 4, 5)	98	56
DFN Package (Notes 6, 7)	47	5
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile	see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Ambient Temperature Range	0°C to +70°C
ISL6615ACRZ, ISL6615ACBZ	-40°C to +85°C
ISL6615AIRZ, ISL6615AIBZ	-40°C to +125°C
ISL6615AFRZ (Note 8)	+125°C
Maximum Operating Junction Temperature	+125°C
VCC Supply Voltage	6.8V to 13.2V
PVCC Supply Voltage	.5V to 12V ±10%

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.
- For θ_{JC} , the "case temp" location is taken at the package top center.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- When using ISL6615AFRZ, care should be taken to minimize power dissipation.

Electrical Specifications

 Recommended Operating Conditions; **Boldface limits apply over the operating temperature ranges.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNITS
VCC SUPPLY CURRENT						
Bias Supply Current	I_{VCC}	$f_{PWM} = 300\text{kHz}$, $V_{VCC} = 12\text{V}$	-	4.5	-	mA
Gate Drive Bias Current	I_{PVCC}	$f_{PWM} = 300\text{kHz}$, $V_{PVCC} = 12\text{V}$	-	8	-	mA
POWER-ON RESET AND ENABLE						
VCC Rising Threshold			6.1	6.4	6.7	V
VCC Falling Threshold			4.7	5.0	5.3	V
PWM INPUT (See "TIMING DIAGRAM" on page 6)						
Input Current	I_{PWM}	$V_{PWM} = 5\text{V}$	-	510	-	μA
		$V_{PWM} = 0\text{V}$	-	-475	-	μA
PWM Rising Threshold (Note 10)		VCC = 12V	-	3.00	-	V
PWM Falling Threshold (Note 10)		VCC = 12V	-	2.00	-	V
Typical Tri-State Shutdown Window		VCC = 12V	1.80	-	2.40	V
Tri-State Lower Gate Falling Threshold		VCC = 12V	-	1.50	-	V
Tri-State Lower Gate Rising Threshold		VCC = 12V	-	1.00	-	V
Tri-State Upper Gate Rising Threshold		VCC = 12V	-	3.20	-	V
Tri-State Upper Gate Falling Threshold		VCC = 12V	-	2.70	-	V
Shutdown Holdoff Time	t_{TSSHD}		-	55	-	ns
UGATE Rise Time (Note 10)	t_{RU}	$V_{PVCC} = 12\text{V}$, 3nF Load, 10% to 90%	-	13	-	ns
LGATE Rise Time (Note 10)	t_{RL}	$V_{PVCC} = 12\text{V}$, 3nF Load, 10% to 90%	-	10	-	ns

Electrical Specifications Recommended Operating Conditions; **Boldface limits apply over the operating temperature ranges. (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNITS
UGATE Fall Time (Note 10)	t_{FU}	$V_{PVCC} = 12V, 3nF$ Load, 90% to 10%	-	10	-	ns
LGATE Fall Time (Note 10)	t_{FL}	$V_{PVCC} = 12V, 3nF$ Load, 90% to 10%	-	10	-	ns
UGATE Turn-On Propagation Delay (Note 10)	t_{PDHU}	$V_{PVCC} = 12V, 3nF$ Load, Adaptive	-	30	-	ns
LGATE Turn-On Propagation Delay (Note 10)	t_{PDHL}	$V_{PVCC} = 12V, 3nF$ Load, Adaptive	-	20	-	ns
UGATE Turn-Off Propagation Delay (Note 10)	t_{PDLU}	$V_{PVCC} = 12V, 3nF$ Load	-	10	-	ns
LGATE Turn-Off Propagation Delay (Note 10)	t_{PDLL}	$V_{PVCC} = 12V, 3nF$ Load	-	20	-	ns
LG/UG Tri-State Propagation Delay (Note 10)	t_{PDTs}	$V_{PVCC} = 12V, 3nF$ Load	-	20	-	ns
OUTPUT (Note 10)						
Upper Drive Source Current	I_{U_SOURCE}	$V_{PVCC} = 12V, 3nF$ Load	-	2.5	-	A
Upper Drive Source Impedance	R_{U_SOURCE}	150mA Source Current	-	1	-	Ω
Upper Drive Sink Current	I_{U_SINK}	$V_{PVCC} = 12V, 3nF$ Load	-	4	-	A
Upper Drive Sink Impedance	R_{U_SINK}	150mA Sink Current	-	0.8	-	Ω
Lower Drive Source Current	I_{L_SOURCE}	$V_{PVCC} = 12V, 3nF$ Load	-	4	-	A
Lower Drive Source Impedance	R_{L_SOURCE}	150mA Source Current	-	0.7	-	Ω
Lower Drive Sink Current	I_{L_SINK}	$V_{PVCC} = 12V, 3nF$ Load	-	6	-	A
Lower Drive Sink Impedance	R_{L_SINK}	150mA Sink Current	-	0.45	-	Ω

NOTES:

9. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
10. Limits established by characterization and are not production tested.

Description




FIGURE 1. TIMING DIAGRAM

Operation

Designed for versatility and speed, the ISL6615A MOSFET driver controls both high-side and low-side N-Channel FETs of a half-bridge power train from one externally provided PWM signal.

Prior to VCC exceeding its POR level, the Pre-POR overvoltage protection function is activated during initial start-up; the upper gate (UGATE) is held low and the lower gate (LGATE), controlled by the Pre-POR overvoltage protection circuits, is connected to the PHASE. Once the VCC voltage surpasses the VCC Rising Threshold (see “Electrical Specifications” on page 4) the PWM signal takes control of gate transitions. A rising edge on PWM initiates the turn-off of the lower MOSFET (see “TIMING DIAGRAM” on page 6). After a short propagation delay [t_{PDLL}], the lower gate begins to fall. Typical fall times [t_{FL}] are provided in the “Electrical Specifications” on page 4. Adaptive shoot-through circuitry monitors the LGATE voltage and determines the upper gate delay time [t_{PDHU}]. This prevents both the lower and upper MOSFETs from conducting simultaneously. Once this delay period is complete, the upper gate drive begins to rise [t_{RU}] and the upper MOSFET turns on.

A falling transition on PWM results in the turn-off of the upper MOSFET and the turn-on of the lower MOSFET. A short propagation delay [t_{PDLU}] is encountered before the upper gate begins to fall [t_{FU}]. Again, the adaptive shoot-through circuitry determines the lower gate delay time, t_{PDHL} . The PHASE voltage and the UGATE voltage are monitored, and the lower gate is allowed to rise after PHASE drops below a level or the voltage of UGATE to PHASE reaches a level depending upon the current direction (See the following section titled “Advanced Adaptive Zero Shoot-Through Dead-Time Control” for details). The lower gate then rises [t_{RL}], turning on the lower MOSFET.

Advanced Adaptive Zero Shoot-Through Dead-time Control

The ISL6615A driver incorporates a unique adaptive dead-time control technique to minimize dead-time, resulting in high efficiency from the reduced freewheeling time of the lower MOSFETs’ body-diode conduction, and to prevent the upper and

lower MOSFETs from conducting simultaneously. This is accomplished by ensuring the rising gate turns on its MOSFET with minimum and sufficient delay after the other has turned off.

During turn-off of the lower MOSFET, the LGATE voltage is monitored until it drops below 1.75V. Prior to reaching this level, there is a 25ns blanking period to protect against sudden dips in the LGATE voltage. Once 1.75V is reached, the UGATE is released to rise after 20ns of propagation delay. Once the PHASE is high, the adaptive shoot-through circuitry monitors the PHASE and UGATE voltages during PWM falling edge and subsequent UGATE turn-off. If PHASE falls to less than +0.8V, the LGATE is released to turn on after 10ns of propagation delay. If the UGATE-PHASE falls to less than 1.75V and after 40ns of propagation delay, LGATE is released to rise.

Tri-state PWM Input

A unique feature of these drivers and other Intersil drivers is the addition of a shutdown window to the PWM input. If the PWM signal enters and remains within the shutdown window for a set holdoff time, the driver outputs are disabled and both MOSFET gates are pulled and held low. The shutdown state is removed when the PWM signal moves outside the shutdown window. Otherwise, the PWM rising and falling thresholds outlined in “Electrical Specifications” on page 4, determine when the lower and upper gates are enabled.

This feature helps prevent a negative transient on the output voltage when the output is shut down, eliminating the Schottky diode that is used in some systems for protecting the load from reversed output voltage events.

In addition, more than 400mV hysteresis also incorporates into the Tri-State shutdown window to eliminate PWM input oscillations due to the capacitive load seen by the PWM input through the body diode of the controller’s PWM output when the power-up and/or power-down sequence of bias supplies of the driver and PWM controller are required.

Power-On Reset (POR) Function

During initial start-up, the VCC voltage rise is monitored. Once the rising VCC voltage exceeds 6.4V (typically), operation of the driver is enabled and the PWM input signal takes control of the gate drives. If VCC drops below the falling threshold of 5.0V (typically), operation of the driver is disabled.

Pre-POR Overvoltage Protection

Prior to VCC exceeding its POR level, the upper gate is held low and the lower gate is controlled by the overvoltage protection circuits. The upper gate driver is powered from PVCC and will be held low when a voltage of 2.75V or higher is present on PVCC as VCC surpasses its POR threshold. The PHASE is connected to the gate of the low side MOSFET (LGATE), which provides some protection to the microprocessor if the upper MOSFET(s) is shorted during start-up, normal, or shutdown conditions. For complete protection, the low side MOSFET should have a gate threshold well below the maximum voltage rating of the load/microprocessor.

Internal Bootstrap Device

Both drivers feature an internal bootstrap Schottky diode. Simply adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. The bootstrap function is also designed to prevent the bootstrap capacitor from overcharging due to the large negative swing at the trailing-edge of the PHASE node. This reduces voltage stress on the boot to phase pins.

The bootstrap capacitor must have a maximum voltage rating above PVCC + 5V and its capacitance value can be chosen from Equation 1:

$$C_{\text{BOOT_CAP}} \geq \frac{Q_{\text{GATE}}}{\Delta V_{\text{BOOT_CAP}}} \quad (\text{EQ. 1})$$

$$Q_{\text{GATE}} = \frac{Q_{\text{G1}} \cdot \text{PVCC}}{V_{\text{GS1}}} \cdot N_{\text{Q1}}$$

where Q_{G1} is the amount of gate charge per upper MOSFET at V_{GS1} gate-source voltage and N_{Q1} is the number of control MOSFETs. The $\Delta V_{\text{BOOT_CAP}}$ term is defined as the allowable droop in the rail of the upper gate drive.

As an example, suppose two IRLR7821 FETs are chosen as the upper MOSFETs. The gate charge, Q_{G} , from the data sheet is 10nC at 4.5V (V_{GS}) gate-source voltage. Then the Q_{GATE} is calculated to be 53nC for PVCC = 12V. We will assume a 200mV droop in drive voltage over the PWM cycle. We find that a bootstrap capacitance of at least 0.267 μ F is required. The next larger standard value capacitance is 0.33 μ F. A good quality ceramic capacitor is recommended.




FIGURE 2. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE VOLTAGE

Gate Drive Voltage Versatility

The ISL6615A provides the user with flexibility in choosing the gate drive voltage for efficiency optimization. The ISL6615A ties the upper and lower drive rails together. Simply applying a voltage from +4.5V up to 13.2V on PVCC sets both gate drive rail voltages simultaneously, while VCC's operating range is from +6.8V up to 13.2V.

Power Dissipation

Package power dissipation is mainly a function of the switching frequency (F_{SW}), the output drive impedance, the external gate resistance and the selected MOSFET's internal gate resistance and total gate charge. Calculating the power dissipation in the driver for a desired application is critical to ensure safe operation. Exceeding the maximum allowable power dissipation level will push the IC beyond the maximum recommended operating junction temperature of +125°C. The maximum allowable IC power dissipation for the SO8 package is approximately 800mW at room temperature, while the power dissipation capacity in the DFN package (with an exposed heat escape pad) is more than 1.5W. The DFN package is more suitable for high frequency applications. See "Layout Considerations" on page 8 for thermal transfer improvement suggestions. When designing the driver into an application, it is recommended that the following calculation is used to ensure safe operation at the desired frequency for the selected MOSFETs. The total gate drive power losses due to the gate charge of MOSFETs and the driver's internal circuitry and their corresponding average driver current can be estimated with Equations 2 and 3, respectively:

$$P_{\text{Qg_TOT}} = P_{\text{Qg_Q1}} + P_{\text{Qg_Q2}} + I_{\text{Q}} \cdot \text{VCC} \quad (\text{EQ. 2})$$

$$P_{\text{Qg_Q1}} = \frac{Q_{\text{G1}} \cdot \text{PVCC}^2}{V_{\text{GS1}}} \cdot F_{\text{SW}} \cdot N_{\text{Q1}}$$

$$P_{\text{Qg_Q2}} = \frac{Q_{\text{G2}} \cdot \text{PVCC}^2}{V_{\text{GS2}}} \cdot F_{\text{SW}} \cdot N_{\text{Q2}}$$

$$I_{\text{DR}} = \left(\frac{Q_{\text{G1}} \cdot \text{PVCC} \cdot N_{\text{Q1}}}{V_{\text{GS1}}} + \frac{Q_{\text{G2}} \cdot \text{PVCC} \cdot N_{\text{Q2}}}{V_{\text{GS2}}} \right) \cdot F_{\text{SW}} + I_{\text{Q}} \quad (\text{EQ. 3})$$

where the gate charge (Q_{G1} and Q_{G2}) is defined at a particular gate to source voltage (V_{GS1} and V_{GS2}) in the corresponding MOSFET datasheet; I_Q is the driver's total quiescent current with no load at both drive outputs; N_{Q1} and N_{Q2} are the number of upper and lower MOSFETs, respectively; $PVCC$ is the drive voltage for both upper and lower FETs. The $I_Q \cdot VCC$ product is the quiescent power of the driver without capacitive load and is typically 200mW at 300kHz and $VCC = PVCC = 12V$.

The total gate drive power losses are dissipated among the resistive components along the transition path. The drive resistance dissipates a portion of the total gate drive power losses; the rest will be dissipated by the external gate resistors (R_{G1} and R_{G2}) and the internal gate resistors (R_{G11} and R_{G12}) of MOSFETs. Figures 3 and 4 show the typical upper and lower gate drives turn-on transition path. The power dissipation on the driver can be roughly estimated, as shown in Equation 4.

$$P_{DR} = P_{DR_UP} + P_{DR_LOW} + I_Q \cdot VCC \quad (EQ. 4)$$

$$P_{DR_UP} = \left(\frac{R_{HI1}}{R_{HI1} + R_{EXT1}} + \frac{R_{LO1}}{R_{LO1} + R_{EXT1}} \right) \cdot \frac{P_{Qg_Q1}}{2}$$

$$P_{DR_LOW} = \left(\frac{R_{HI2}}{R_{HI2} + R_{EXT2}} + \frac{R_{LO2}}{R_{LO2} + R_{EXT2}} \right) \cdot \frac{P_{Qg_Q2}}{2}$$

$$R_{EXT1} = R_{G1} + \frac{R_{G11}}{N_{Q1}} \quad R_{EXT2} = R_{G2} + \frac{R_{G12}}{N_{Q2}}$$




FIGURE 3. TYPICAL UPPER-GATE DRIVE TURN-ON PATH




FIGURE 4. TYPICAL LOWER-GATE DRIVE TURN-ON PATH

Application Information

Layout Considerations

The parasitic inductances of the PCB and of the power devices' packaging (both upper and lower MOSFETs) can cause serious ringing, exceeding the absolute maximum ratings of the devices. A good layout helps reduce the ringing on the switching node (PHASE) and significantly lowers the stress applied to the output drives. The following advice is meant to lead to an optimized layout and performance:

- Keep decoupling loops (VCC-GND, PVCC-GND and BOOT-PHASE) short and wide (at least 25 mils). Avoid using vias on decoupling components other than their ground terminals, which should be on a copper plane with at least two vias.
- Minimize trace inductance, especially on low-impedance lines. All power traces (UGATE, PHASE, LGATE, GND, PVCC, VCC, GND) should be short and wide (at least 25 mils). Try to place power traces on a single layer, otherwise, two vias on interconnection are preferred where possible. For no connection (NC) pins on the QFN part, connecting them to the adjacent net (LGATE2/PHASE2) can reduce trace inductance.
- Shorten all gate drive loops (UGATE-PHASE and LGATE-GND) and route them closely spaced.
- Minimize the inductance of the PHASE node. Ideally, the source of the upper and the drain of the lower MOSFET should be as close as thermally allowable.
- Minimize the current loop of the output and input power trains. Short the source connection of the lower MOSFET to ground as close to the transistor pin as feasible. Input capacitors (especially ceramic decoupling) should be placed as close to the drain of upper and source of lower MOSFETs as possible.
- Avoid routing relatively high impedance nodes (such as PWM and ENABLE lines) close to high dV/dt UGATE and PHASE nodes.

In addition, for heat spreading, place copper underneath the IC whether it has an exposed pad or not. The copper area can be extended beyond the bottom area of the IC and/or connected to buried power ground plane(s) with thermal vias. This combination of vias for vertical heat escape, extended copper plane, and buried planes for heat spreading allows the IC to achieve its full thermal potential.

Upper MOSFET Self Turn-On Effects at Start-up

Should the driver have insufficient bias voltage applied, its outputs are floating. If the input bus is energized at a high dV/dt rate while the driver outputs are floating due to the self-coupling via the internal C_{GD} of the MOSFET, the UGATE could momentarily rise up to a level greater than the threshold voltage of the MOSFET. This could potentially turn on the upper switch and result in damaging inrush energy. Therefore, if such a situation (when input bus powered up before the bias of the controller and driver is ready) could conceivably be encountered, it is a common practice to place a resistor (R_{UGPH}) across the gate and source of the upper MOSFET to suppress the Miller coupling effect. The value of the resistor depends mainly on the input voltage's rate of rise, the C_{GD}/C_{GS} ratio, as well as the

gate-source threshold of the upper MOSFET. A higher dV/dt , a lower C_{DS}/C_{GS} ratio, and a lower gate-source threshold upper FET will require a smaller resistor to diminish the effect of the internal capacitive coupling. For most applications, the integrated $20k\Omega$ typically sufficient, not affecting normal performance and efficiency.

The coupling effect can be roughly estimated with the formulas in Equation 5, which assume a fixed linear input ramp and neglect the clamping effect of the body diode of the upper drive and the bootstrap capacitor. Other parasitic components such as lead inductances and PCB capacitances are also not taken into account. These equations are provided for guidance purpose only. Therefore, the actual coupling effect should be examined using a very high impedance ($10M\Omega$ or greater) probe to ensure a safe design margin.

$$V_{GS_MILLER} = \frac{dV}{dt} \cdot R \cdot C_{rss} \left(1 - e^{\frac{-V_{DS}}{\frac{dV}{dt} \cdot R \cdot C_{iss}}} \right) \quad (EQ. 5)$$

$$R = R_{UGPH} + R_{GI} \quad C_{rss} = C_{GD} \quad C_{iss} = C_{GD} + C_{GS}$$




FIGURE 5. GATE-TO-SOURCE RESISTOR TO REDUCE UPPER MOSFET MILLER COUPLING

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
5/16/11	FN6608.2	Converted to new template Added Tjc and applicable note to "Thermal Information" on page 4 for SOIC package. Updated "Package Outline Drawing" on page 13 (M8.15) to new POD format by removing table and moving dimensions onto drawing and adding land pattern
7/21/10		Added "ESD Ratings" and "Latchup Tested per JESD78A, Class II at +85 °C" to page 4.
4/20/10	FN6608.1	Electrical Specifications Table changes: PWM Input - Shutdown Holdoff Time - Typ from "65" to "55" UGATE Turn-On Propagation Delay (Note 10) tPDHU VPVCC = 12V, 3nF Load, Adaptive - from "10" to "30" - ns LGATE Turn-On Propagation Delay (Note 10) tPDHL VPVCC = 12V, 3nF Load, Adaptive - from "10" to "20" - ns LGATE Turn-Off Propagation Delay (Note 10) tPDLL VPVCC = 12V, 3nF Load, Adaptive - from "10" to "20" - ns LG/UG Tri-State Propagation Delay (Note 10) tPDTS VPVCC = 12V, 3nF Load, Adaptive - from "10" to "20" - ns
2/24/10		Converted to New Intersil Template. Updated Ordering Information Industrial parts Temp Range from "-40C to +70C" to "-40C to +85C". Added MSL Note to Ordering Information. Updated Thermal Information Tja and Tjc for SOIC - from "100, N/A" to "98, N/A" DFN - "48, 7" to "47, 5". Moved over-temp note from conditions of Electrical Specifications table to end of table as "Note". Added Bold text to conditions of Electrical Specifications table indicating over-temp. Added note to Min and Max columns of Electrical Specifications table. Changed layout to meet new standard flow. Added part # ISL6615AFRZ with temp range of -40 °C to +125 °C to Ordering Information, Recommended Operating Conditions and Note 8 reference. Updated POD L10.3x3 to latest revision. POD changes are as follows: Changed Note 4 from "Dimension b applies..." to "Lead width applies..." Changed Note callout in Detail X from 4 to 5 Changed height in side view from 0.90 MAX to 1.00 MAX Added Note 4 callout next to lead width in Bottom View In Land Pattern, corrected lead shape for 4 corner pins to "L" shape (was rectangular and did not match bottom view).
04/30/08	FN6608.0	Initial Release to web

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [ISL6615A](http://www.intersil.com/products)

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <http://rel.intersil.com/reports/search.php>

© Copyright Intersil Americas LLC 2008-2012. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.







For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L10.3x3

10 LEAD DUAL FLAT PACKAGE (DFN)

Rev 6, 09/09



NOTES:


1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Lead width applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Package Outline Drawing

M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

Rev 3, 3/11



NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.