


HIGH-SPEED 128K x 8 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

Features Counter enable and reset features True Dual-Ported memory cells which allow simultaneous ٠ Full synchronous operation on both ports access of the same memory location - 4ns setup to clock and 0ns hold on all control, data, and High-speed clock to data access address inputs Industrial: 9ns (max.) - Data input, address, and control registers Low-power operation - Fast 9ns clock to data out in the Pipelined output mode - IDT709099L - Self-timed write allows fast cycle time Active: 1.2W (typ.) 15ns cycle time, 66.7MHz operation in Pipelined output mode Standby: 2.5mW (typ.) TTL- compatible, single 5V (±10%) power supply + Flow-Through or Pipelined output mode on either Port via ٠ Available in a 100-pin Thin Quad Flatpack (TQFP) package the FT/PIPE pins Dual chip enables allow for depth expansion without additional logic

Functional Block Diagram






Description

The IDT709099 is a high-speed 128K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709099 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 1.2W of power.



NOTES:

1. All Vcc pins must be connected to power supply.

2. All GND pins must be connected to ground.

3. Package body is approximately 14mm x 14mm x 1.4mm

4. This package code is used to reference the package diagram.



Pin Names

Left Port	Right Port	Names
CEOL, CEIL	\overline{CE} OR, CE1R	Chip Enables
R/WL	R/₩R	Read/Write Enable
OEL	0 Er	Output Enable
A0L - A16L	A0R - A16R	Address
1/O0l - 1/07l	I/O0r - I/O7r	Data Input/Output
CLKL	CLKR	Clock
ĀDSL	ADS R	Address Strobe
		Counter Enable
CNTRST ∟		Counter Reset
FT/PIPEL	FT /PIPER	Flow-Through/Pipeline
V	сс	Power
G	ND	Ground

4846 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK		CE1	R∕ ₩	I/O0-7	Mode		
х	Ŷ	Н	Х	Х	High-Z	Deselected—Power Down		
х	\uparrow	Х	L	Х	High-Z	Deselected—Power Down		
х	\uparrow	L	Н	L	DATAIN	Write		
L	\uparrow	L	Н	Н	DATAOUT	Read		
Н	Х	L	Н	Х	High-Z	Outputs Disabled		

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. \overline{OE} is an asynchronous input signal.

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	Mode
х	х	0	Ŷ	х	Х	L	D/O(0)	Counter Reset to Address 0
An	х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dl/O(n)	External Address Utilized
An	Ap	Ap	Ŷ	Н	Н	Н	Dl/O(n)	External Address Blocked—Counter Disabled (Ap reused)
х	Ар	Ap + 1	Ŷ	Н	L ⁽⁵⁾	Н	Dl∕O(n+1)	Counter Enable—Internal Address Generation

Truth Table II—Address Counter Control^(1,2,6)

NOTES:

 $1. \quad "H" = V{\scriptstyle IH}, "L" = V{\scriptstyle IL}, "X" = Don't \ Care.$

2. \overline{CE}_0 and $\overline{OE} = VIL$; CE1 and R/ $\overline{W} = VIH$.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

ADS is independent of all other signals including CE₀ and CE1.
The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀ and CE1.

6. While an external address is being loaded (ADS = VIL), R/W = VIH is recommended to ensure data is not written arbitrarily.



4846 tbl 03

4846 tbl 02

4846 tbl 05

4846 tbl 07

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽²⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vін	Input High Voltage	2.2		6.0 ⁽¹⁾	V
VIL	Input Low Voltage	-0.5 ⁽²⁾	_	0.8	V

NOTES:

4846 tbl 04

4846 tbl 06

1. VTERM must not exceed Vcc + 10%.

2. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.

Capacitance⁽¹⁾

$(TA = +25 \degree C, f = 1.0 MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C⊪	Input Capacitance	VIN = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. COUT also references CI/O.

ŀ	Absolut	e Max	imum	Ratings ⁽¹⁾	
	Symbol	Rat	ing	Commercial	

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range ($Vcc = 5.0V \pm 10\%$)

			7090	099L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	V_{CC} = 5.5V, V_{IN} = 0V to V_{CC}		5	μA
llo	Output Leakage Current	\overline{CE}_0 = VIH or CE1 = VIL, VOUT = 0V to VCC		5	μA
Vol	Output Low Voltage	lol = +4mA		0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

4846 tbl 08



4846 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(3)}$ (Vcc = 5V ± 10%)

							7090 Coi & I	m'l	70909 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit		
lcc	Dynamic Operating	CEL and CER= VIL	COM'L	L	250	400	230	355	mA		
	Current (Both Ports Active)	Outputs Disabled f = fMAX ⁽¹⁾	IND	L	300	430					
ISB1	Standby Current	$\overline{CE}_{L} = \overline{CE}_{R} = V_{H}$	COM'L	L	80	135	70	110	mA		
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L	95	160					
ISB2	Standby Current (One Port - TTL	\overline{CE} "A" = VIL and	COM'L	L	175	275	150	240	mA		
	Level Inputs)	CE [*] B* = VIH ⁽³⁾ Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	L	195	295					
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	mA		
	(Both Ports - CMOS Level Inputs)	$\label{eq:cell} \begin{split} \overline{CEL} \geq VCC & - 0.2V \\ VIN \geq VCC & - 0.2V \text{ or} \\ VIN \leq 0.2V, \ f = 0^{(2)} \end{split}$	IND	L	0.5	6.0					
ISB4	Full Standby Current	\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	170	270	140	225	mA		
	(One Port - CMOS Level Inputs)	$ \begin{array}{l} \overline{\text{CE"B"}} \geq \text{VCC} - 0.2\text{V}^{(5)} \\ \text{VIN} \geq \text{VCC} - 0.2\text{V or} \\ \text{VIN} \leq 0.2\text{V}, \text{ Active Port} \\ \text{Outputs Disabled, } f = \text{fMAX}^{(1)} \\ \end{array} $	IND	L	190	290					

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. Vcc = 5V, TA = 25° C for Typ, and are not production tested. Icc Dc(f=0) = 150mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}_{0X} = VIL$ and $CE_{1X} = VIH$

 $\overline{CE}x = VIH$ means $\overline{CE}_{0X} = VIH$ or $CE_{1X} = VIL$

 $\begin{array}{|c|c|c|c|c|} \hline \hline CEx \leq 0.2V \text{ means } \hline CE_{0x} \leq 0.2V \text{ and } CE_{1x} \geq Vcc \ - \ 0.2V \\ \hline CEx \geq Vcc \ - \ 0.2V \text{ means } \hline CE_{0x} \geq Vcc \ - \ 0.2V \text{ or } CE_{1x} \leq 0.2V \\ \hline \end{array}$

"X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4846 tbl 10







Figure 1. AC Output Test load.



 $347\Omega \leq$

DATAOUT

5V

893Ω

5pF*

4846 drw 05




Figure 3. Typical Output Derating (Lumped Capacitive Load).



AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ ($Vcc = 5V \pm 10\% =$)

		Co)99L9 om'l Ind		99L12 'I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽²⁾	25		30		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	15		20		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	6		8		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	6	—	8		ns
tR	Clock Rise Time		3		3	ns
tF	Clock Fall Time		3		3	ns
tSA	Address Setup Time	4	_	4		ns
tHA	Address Hold Time	1	—	1		ns
tsc	Chip Enable Setup Time	4		4		ns
tHC	Chip Enable Hold Time	1		1		ns
tsw	R/W Setup Time	4		4		ns
t∺w	R/W Hold Time	1		1		ns
tSD	Input Data Setup Time	4		4		ns
tHD	Input Data Hold Time	1		1		ns
tSAD	ADS Setup Time	4		4		ns
thad	ADS Hold Time	1		1		ns
tSCN	CNTEN Setup Time	4		4		ns
tHCN	CNTEN Hold Time	1		1		ns
tSRST	CNTRST Setup Time	4		4		ns
tHRST	CNTRST Hold Time	1		1		ns
tOE	Output Enable to Data Valid		12		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		20		25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		9		12	ns
tDC	Data Output Hold After Clock High	2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	ns
tcĸ∟z	Clock High to Output Low-Z ⁽¹⁾	2		2		ns
Port-to-Port	Delay		•		•	-
tCWDD	Write Port Clock High to Read Data Delay		35		40	ns
tccs	Clock-to-Clock Setup Time		15		15	ns


4846 tbl 11

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc2, tcb2) to either the Left or Right ports when \overline{FT} /PIPE = VIH. Flow-Through parameters (tcvc1, tcb1) apply when \overline{FT} /PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}), \overline{FT} /PIPER and \overline{FT} /PIPEL.







NOTES:


- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.

3. $\overline{ADS} = V_{IL}$ and $\overline{CNTRST} = V_{IH}$.


- 4. The output is disabled (High-Impedance state) by CE0 = VH or CE1 = VL following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only. 6. 'X' here denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




NOTES:

- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709099 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W and \overline{CNTRST} = VIH.
- 3. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".





Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




NOTES:


- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Flow -Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow -Through Read with Address Counter Advance⁽¹⁾




NOTES:

1. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE1, R/ \overline{W} , and $\overline{CNTRST} = V_{IH}$.


2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.



Timing Waveform of Write with Address Counter Advance (Flow -Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- NOTES: 1. $\overrightarrow{CE_0}$ and $\overrightarrow{R/W} = V_{IL}$; $\overrightarrow{CE_1}$ and $\overrightarrow{CNTRST} = V_{IH}$.
- 2. $\overline{CE}_0 = VIL; CE_1 = VIH.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only. 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written 7. to during this cycle.



ligh-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

A Functional Description

The IDT709099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}_0 = VIL$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709099's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}_0 = VIL$ and CE1 = VIH to reactivate the outputs.

Depth and Width Expansion

The IDT709099 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709099 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709099





NOTES:

LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding the recently obsoleted commercial speed grade is included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
9	709099L9PFGI	PNG100	TQFP	Ι
	709099L9PFGI8	PNG100	TQFP	Ι

Datasheet Document History

9/30/99:		Initial Public Release
11/10/99:		Replaced IDT logo
12/22/99:	Page 1	Added missing diamond
1/5/01:	Page 3	Changed information in Truth Table II
	Page 4	Increased storage temperature parameter
		Clarified TAparameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
		Added overbar to CE in notes
		Changed ±200mV to 0mV in notes
		Removed Preliminary status
11/09/01:	Page 2	Added date revision for pin configuration
	Page 5 & 7	Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics
	Page 15	Added Industrial temp offering to 9ns ordering information
	Page 4, 5 & 7	Removed Industrial temp footnote from all tables
	1 age 4, 5 & 7	

Datasheet Document History (continued)

01/29/09:	Page 15	Removed "IDT" from orderable part number
08/20/10:	Page 1	Added green parts availability to features
	Page 15	Added green indicator to ordering information
	Page 7	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range
		values located in the table, the commercial TA header note has been removed
	Pages 8-11	In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes
		with the \overline{CNTEN} logic definition found in Truth Table II - Address Counter Control
	Page 1	Removed the 7.5ns speed grade from the commercial offering
	Page 5	Removed the 7ns speed grade from the commercial offering in the DC Electrical Characteristics table
	Page 7	Removed the 7ns speed grade from the commercial offering in the AC Electrical Characteristics table
	Page 15	Removed the 7ns speed grade from the commercial offering in the ordering information
04/08/15:	Page 1	Numbers for Pipelined Output Mode updated: includes clock to data out, cycle time and operation
	Page 2	Removed IDT in reference to fabrication
	Page 2 &16	The package code PN100-1 changed to PN100 to match standard package codes
	Page 6	Corrected typo in the Typical Output Derating (Lumped Capitive Load) diagram
	Page 16	Added Tape and Reel to Ordering Information
01/24/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
08/13/19:	Page 1 & 15	Deleted obsolete Commercial grades 9/12ns
	Page 2	Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation
	Page 15	Added Orderable Part Information table
11/29/21:	Page 1 -17	Source file updated to reflect previous Corporate Marketing rebranding
		Updated header by removing obsoleted commercial temperature range
	Page 2	Updated package code
	Page 15	Removed obsoleted commercial entry from Ordering Information



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>