Product Preview

Low R_{DS(on)} Small-Signal MOSFETs Single N-Channel Field Effect Transistors

These miniature surface mount MOSFETs utilize the High Cell Density, HDTMOS® process. Low $R_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in small power management circuitry. Typical applications are dc–dc converters, power management in portable and battery–powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life
- Miniature TSOP-6 Surface Mount Package Saves Board Space



ON Semiconductor®

http://onsemi.com

N-CHANNEL ENHANCEMENT-MODE MOSFET $R_{DS(on)} = 50 \text{ m}\Omega \text{ (TYP)}$



CASE 318G-02, Style 1 TSOP 6 PLASTIC

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	30	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	± 20	Vdc
Drain Current – Continuous @ T _A = 25°C – Pulsed Drain Current (t _p ≤ 10 μs)	I _D I _{DM}	1.75 20	Α
Total Power Dissipation @ T _A = 25°C	P _D	950	mW
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	250	°C/W
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Device Marking = 3G

ORDERING INFORMATION

Device	Reel Size	Tape Width	Quantity
MGSF3454XT1	7"	8 mm embossed tape	3000
MGSF3454XT3	13″	8 mm embossed tape	10,000

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 10 μA)	9	V _{(BR)DSS}	30	-	-	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J =$	70°C)	I _{DSS}	- -	- -	1.0 25	μAdc
Gate-Body Leakage Current (V _{GS} =	± 20 Vdc, V _{DS} = 0)	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS ⁽¹⁾						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$		V _{GS(th)}	1.0	-	-	Vdc
Static Drain-to-Source On-Resistar (V_{GS} = 10 Vdc, I_D = 1.75 A) (V_{GS} = 4.5 Vdc, I_D = 1.5 A)	nce	r _{DS(on)}	2	0.05 0.07	0.065 0.095	Ohms
DYNAMIC CHARACTERISTICS					0	
Input Capacitance	(V _{DS} = 5.0 V)	C _{iss}	-	345) -	pF
Output Capacitance	(V _{DS} = 5.0 V)	C _{oss}	-	215	-	
Transfer Capacitance	(V _{DG} = 5.0 V)	C _{rss}	- /	140	-	
SWITCHING CHARACTERISTICS(2)			V 7	.0		
Turn-On Delay Time		t _{d(on)}	(-)	10	-	ns
Rise Time	(V _{DD} = 10 Vdc, I _D = 1.0 A,	t _r	0-1	15	-	
Turn-Off Delay Time	$V_{GEN} = 10 \text{ V}, R_L = 10 \Omega$	t _{d(off)}		20	-	
Fall Time		ţ _f	.O-`	10	-	-
Gate Charge	(5)	Q_{T}	_	_	15	nC
SOURCE-DRAIN DIODE CHARACTI	ERISTICS	001				
Continuous Current	10,11,	Is	_	_	1.0	Α
Pulsed Current	(2,10)	I _{SM}	-	-	5.0	Α
Forward Voltage ⁽²⁾		V _{SD}	-	-	1.2	V

⁽¹⁾ Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics

Figure 2. On-Resistance versus Drain Current

⁽²⁾ Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. On–Resistance versus Junction Temperature

Figure 8. Source-Drain Diode Forward Voltage

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 9. On-Resistance versus Gate-to-Source Voltage

Figure 10. Threshold Voltage




Figure 11. Single Pulse Power





Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient

INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



TSOP-6 POWER DISSIPATION

The power dissipation of the TSOP–6 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the TSOP–6 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{O,IA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 500 milliwatts.

$$P_D = \frac{-150^{\circ}C - 25^{\circ}C}{250^{\circ}C/W} = 500 \text{ milliwatts}$$

The 250°C/W for the TSOP-6 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 500 milliwatts. There are other alternatives to achieving higher power dissipation from the TSOP-6 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.


SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.


PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 **ISSUE V**



Δ1





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

→ L < 1	Т				
M	C SEATING PLANE		MILLIMETERS		
	PLANE	DIM	MIN	NOM	MAX
DETAIL Z		Α	0.90	1.00	1.10
		A1	0.01	0.06	0.10
		b	0.25	0.38	0.50
		С	0.10	0.18	0.26
c_	オト	D	2.90	3.00	3.10
~ 		E	2.50	2.75	3.00
\\	⅃ Kℎ	E1	1.30	1.50	1.70
<u> </u>	`~~	е	0.85	0.95	1.05
	7	L	0.20	0.40	0.60
DETAIL	ż	L2		0.25 BSC	
	_	M	0°	-	10°
		STYLE	4.		
		2 3 4 5	DRAIN DRAIN GATE SOURCI DRAIN DRAIN		0.60
	ENTATIVE SENTATIVE	S)			RM
	S) <u>`</u>	13	SFIC)
	.CF.		P		
	71700				
·80	My M				
1411	A KA				
OB	Ch.				
000	5				
S OP					
	Industries, LLC (SCIL				
actor components	maastries, LLO (SOIL				

HDTMOS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC). Thermal Clad is a registered trademark of the Bergquist Company.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any licenses under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative