RENESAS

8V19N880

RF Sampling Clock Generator and Jitter Attenuator

The 8V19N880 is a fully integrated FemtoClock® RF Sampling Clock Generator and Jitter Attenuator. The device is designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The 8V19N880 is optimized to deliver excellent phase noise performance as required in 4G, 5G, and including mmWave radio implementations. The device supports JESD204B (subclass 0 and 1) and JESD204C.

A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the first PLL output signal and synthesizes the target frequency. The second stage PLL can use the internal or an external high-frequency VCO.

The 8V19N880 generates the high-frequency clocks and the low-frequency synchronization signals (SYSREF) from the selected VCO. SYSREF signals are internally synchronized to the clock signals. The integrated signal delay blocks can be used to achieve phase alignment, controlled phase offsets between system reference and clock signals, and to align/delay individual output signals. The four redundant inputs are monitored for activity. Four selectable clock switching modes can handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for flexibility.

The 8V19N880 is configured through a 3/4-wire SPI interface and reports lock and signal loss status in internal registers and via the GPIO[1:0] outputs. Internal status bit changes can also be reported via a GPIO output.

Features

- High-performance clock RF sampling clock generator and clock jitter attenuator with support for JESD204B/C
- Low phase noise: -144.7dBc/Hz (800kHz offset; 491.52MHz)
- Integrated phase noise of 74fs RMS (12k-20MHz, 491.52MHz)
- Dual-PLL architecture with internal and optional external VCO
- Eight output channels with a total of 18 outputs
- Configurable integer clock frequency dividers
- Clock output frequencies: up to 3932.16MHz (Internal VCO) and ≤ 6 GHz (optional external VCO)
- Differential, low noise I/O
- Deterministic phase delay and integrated phase delay circuits
- Redundant input clock architecture with four inputs and monitors, holdover, and input switching
- SPI 3/4 wire configuration interface
- Supply voltage: 1.8V and 3.3V
- \blacksquare Package: 100 CABGA (11 x 11 mm²)
- Temperature range: -40°C to +95°C (board)

Applicable Standards

▪ JESD204B and C

Applications

- Wireless infrastructure applications: 4G, 5G, and mmWave
- Data acquisition: jitter-sensitive ADC and DAC circuits
- Radar, imaging, instrumentation, and medical

Figure 1. Simplified Block Diagram

Contents

1. Block Diagram

Figure 2. Block Diagram (f_{VCO} = 3932.16MHz)

X0116801 Rev.1.1 **RENESAS** Page 4

2. Features (Full List)

- High-performance clock RF-PLL with support for JESD204B/C
- Low phase noise: -144.7dBc/Hz (800kHz offset; 491.52MHz)
- Integrated phase noise of 74fs RMS (12k-20MHz, 491.52MHz)
- Dual-PLL architecture with optional external VCO
- 1st-PLL stage with external VCXO for clock jitter attenuation
- 2nd-PLL with internal FemtoClockNG PLL: 3932.16MHz
	- Optional external VCO frequency range: 700MHz to 6GHz
- Eight output channels with a total of 18 outputs, organized in:
	- Two RF clock channels each consisting of two device clocks (<4GHz)/SYSREF outputs; each output can buffer external VCO clocks up to 6GHz
	- Six device clock/SYSREF channels (2 or 3 outputs, \leq 4GHz)
	- One VCXO-PLL (PLL-0) output
- Configurable integer clock frequency dividers
- Supported clock output frequencies include:
	- From internal VCO: 3932.16, 1966.08, 983.04, 491.52 and 245.76MHz
	- From external $VCO: \leq 6GHz$
- Low-power LVPECL/LVDS outputs support configurable signal amplitude, DC and AC coupling and LVPECL, LVDS line terminations techniques
- Phase delay circuits
	- PLL feedback phase delay for output-to-input alignment
	- Channel phase delay with 512 steps of 127ps
	- Individual SYSREF output phase delay with steps of 254ps and 30ps analog delay for output alignment
- Redundant input clock architecture with four inputs and the following:
	- Input activity monitoring
	- Manual and automatic, fault-triggered clock selection modes
	- Priority controlled clock selection
	- Digital holdover and smooth input clock switching
	- Differential inputs accept LVDS and LVPECL signals
- SYSREF generation modes include internal and external trigger mode for JESD204B/C
- SPI 3/4 wire configuration interface
- Supply voltage: 1.8V (core, outputs) and 3.3V (oscillator interfaces, 6GHz output supply)
- Supply voltage: 1.8V (core), 3.3V (oscillator interfaces, 6GHz output supply), 1.8V and 3.3V (channel C, D output supplies)
- SPI and control I/O voltage: 1.8V
- \blacksquare Package: 100 CABGA (11 x 11 mm²)
- Temperature range: -40°C to +95°C (board)

3. Pin Information

3.1 Pin Assignments

3.2 Pin Descriptions

Table 1. Pin Descriptions

Table 1. Pin Descriptions (Cont.)

Table 1. Pin Descriptions (Cont.)

1. PU (pull-up) and PD (pull-down) indicate internal input resistors (for values, see [Table 57\)](#page-64-3).

4. Principles Of Operation

4.1 Overview

The 8V19N880 generates low-phase noise, synchronized clock and SYSREF output signals locked to an input reference frequency. The device contains two PLLs with configurable frequency dividers. The first PLL (VCXO-PLL or PLL-0) uses an external VCXO (f_{VCXO}) as the oscillator and provides jitter attenuation to the input signal. The external loop filter is used to set the VCXO-PLL bandwidth frequency in conjunction with internal parameters. A VCXO buffer output is available for cascading multiple devices or to drive other clock devices at the VCXO frequency.

The second, low-phase noise PLL (PLL-1) multiplies the PLL-0 frequency to a high frequency from which all output signals are generated. PLL-1 can use an external oscillator (VCO, f_{VCO}) in the range of 700MHz to 6GHz, or use the internal oscillator of 3932.16MHz. The use of the internal oscillator is sufficient for most applications; only applications requiring extraordinary low phase noise or frequency plans can use an external oscillator for PLL-1. Each PLL can be bypassed. PLL-0 bypass is recommended for applications with clean input clock signals: PLL-1 will synthesize the output clock signals directly from the selected input. The PLL-0-bypass mode does not require an external VCXO component.

If the VCXO frequency is suitable as the highest application frequency, PLL-1 can be bypassed.

The output of PLL-1 (output of PLL-0 if PLL-1 is bypassed) provides a central timing reference point for all output signals. From this point, fully synchronous dividers generate the output frequencies and the internal timing references for JESD204B/C support.

The device supports the generation of SYSREF pulses synchronous to the clock signals. There are eight output channels, each can be configured as a clock or SYSREF channel. The clock outputs are configurable with support for LVPECL or LVDS formats and a variable output amplitude. Each channel and each output offer adjustable phase delay functionality. Individual outputs and channels and unused circuit blocks support powered-down states for operating at lower power consumption.

The synchronous design allows an operation mode with deterministic phase delay between the active input and any clock and SYSREF output and also allows zero-delay configurations. Desired input-to-output and output-tooutput phase relations can be configured by the programmable phase delay circuits. The deterministic delay capabilities support cascading multiple devices.

For redundancy purpose, there are four selectable reference frequency inputs and a configurable switch logic with priority-controlled auto-selection and holdover support.

The register map, which is accessible through the SPI interface with read-back capability, controls the main device settings and delivers device status information. Two configurable I/O pins can be used for general-purpose I/O, control, or status signaling functions.

4.2 Phase-Locked Loop Operation

4.2.1 Frequency Generation

The 8V19N880 generates output frequencies in one of three modes: dual PLL mode, frequency synthesizer mode, and PLL-0 mode. Frequency dividers must be set by the user to match input and oscillator frequencies to achieve frequency and phase lock on the used PLLs. The frequency of the external VCXO and external VCO (if used) is selected by the user; the internal VCO frequency of PLL-1 is set to 3932.16MHz.

Mode	Description	Configuration
Dual PLL	Input jitter attenuation	BYP $0 = 0$, SRC = 00 or 01
Frequency Synthesizer	Frequency generation without jitter attenuation	BYP $0 = 1$, SRC = 00 or 01
VCXO-PLL	Input jitter attenuation, output frequency $\leq f_{VCXO}$	$SRC = 10$
PLL Bypass	Fanout buffer/frequency divider	$SRC = 11$, BYP $0 = 1$

Table 2. PLL Modes

4.2.1.1 Dual PLL Mode

Application for the dual PLL mode is input clock jitter attenuation and frequency generation. PLL-0 must use an external VCXO and PLL-1 uses the internal VCO or an external VCO for frequency generation. Set BYP_0 = 0. The dividers for both PLLs must be configured to achieve frequency lock. [Figure 4](#page-10-0) displays a detailed circuit and [Table 3](#page-10-1) shows the available frequency dividers for this mode. For information on selecting the feedback path for this mode, see [PLL Feedback Path.](#page-14-0) Input to output delay is deterministic when the device is configured in dual PLL mode and the PLL feedback path is set through both M_0 and M_1 feedback divider (FBSEL_PLL_0 = 1).

1. External VCO operation: use the frequency of the external VCO for f_{VCO} in above equations. For external VCO frequencies greater than 4GHz, set P2_SEL to select the ÷2 path to reduce the external VCO frequency and enter f_{VCO} ÷2 as VCO frequency in above equations.

2. $\,$ Input divider R_N : Use R_N to limit the input frequency to the P_0 divider to ≤ 250MHz.

3. Maximum M₁ input frequency is: 1GHz for M₁ = ÷1…÷7 and 4GHz for M₁>÷7

4. $\,$ Maximum M $_{2}$ input frequency is: 1GHz for M $_{2}$ = +1…+7 and 4GHz for M $_{2}$ >+7 $\,$

4.2.1.2 Frequency Synthesizer Mode

The application for the frequency mode is frequency generation by PLL-1. PLL-0 is bypassed by setting BYP_0 = 1. It is not required to fit an external VCXO in this mode. PLL-1 can use the internal VCO or an external VCO. The dividers of PLL-1 must be configured to achieve frequency lock to the selected clock input. [Figure 5](#page-11-0) displays a detailed circuit and [Table 4](#page-12-0) shows the available frequency dividers for this mode.

Figure 5. Frequency Synthesizer Mode

1. External VCO operation: use the frequency of the external VCO for f_{VCO} in above equations. For external VCO frequencies greater than 4GHz, set PS SEL to select the ÷2 path to reduce the external VCO frequency and enter f_{VCO} ÷2 as VCO frequency in above equations.

4.2.1.3 VCXO-PLL Mode

Application for the VCXO-PLL mode is input clock jitter attenuation without the use of PLL-1 for additional frequency generation. Set SRC[1:0] = 10 to bypass PLL-1. PLL-0 must use an external VCXO. The frequency of the VCXO component determines the highest frequency that can be generated at the outputs. The PLL-0 dividers ${\sf P}_0$ and M $_0$ must be configured to achieve frequency lock. For VCXO frequencies higher than 250MHz, set P3_SEL = 1 to select an additional divide-by-2 in the PLL-0 feedback path. [Figure 6](#page-12-1) displays a detailed circuit and [Table 5](#page-12-2) shows the available frequency dividers for this mode.

Figure 6. VCXO-PLL Mode

4.2.1.4 PLL Bypass (Fanout Buffer/Frequency Divider) Mode

Application for the buffer/divider mode is the fanout of the input signal with optional frequency division. PLL-0 and PLL-1 are not used in this mode, thus frequency multiplication, input jitter attenuation, automatic input switching, PLL lock and input loss detection are not available. Inputs must be selected manually by using the SEL[1:0] register bits. Set BYP_0 to 1, FD_1 = 0 and SRC = 11. The dividers ${\sf R}_{\sf N}$, ${\sf P}_1$ and the output dividers frequency divide the input frequency, the three dividers can be set to a value of $\div 1$ to replicate the input frequency at the outputs.

The highest frequency that this mode supports is limited to the maximum input frequency (2GHz). [Figure 7](#page-13-1) displays a detailed circuit and [Table 7](#page-14-1) shows the available frequency dividers for this mode. The output divider N_x can be used to divide the input frequency to lower output frequencies (it is recommended to use ${\sf R_N}$ = ÷1 and ${\sf P_1}$ = ÷1). The delay circuits use a delay unit controlled by the clock signal frequency at the SRC multiplexer.

Figure 7. PLL Bypass Mode

4.2.2 PLL Description

4.2.2.1 VCXO-PLL (PLL-0)

The FBSEL PLL 0 register bit controls the routing of the VCXO-PLL feedback path applicable in dual PLL mode. PLL feedback is routed through the M₀ divider; alternatively, the feedback path is routed through the second PLL and both the M₀ and M₁ feedback divider. The recommended feedback path for achieving deterministic phase delay from the clock input to the outputs is the path through both the M₀ and M₁, in combination with the divider setting P₁ = ÷1. The pre-dividers R_N and P₀, and the feedback dividers M₀ and M₁, require configuration to match the input frequency to the VCXO-frequency. ${\sf M}_0$ has a divider value range of 15 bits; ${\sf M}_1$ has 14 bits. Multiple divider settings are available to enable support for input frequencies of e.g. 245.76, 122.88, 61.44 and 30.72MHz and the VCXO-frequencies of 122.88MHz, 61.44, 38.4, 30.72, 245.76 and 491.52MHz. In addition, the range of available input and feedback dividers allows to adjust the phase detector frequency independent on the input and VCXO frequencies.

The PLL-0 charge pump is configurable via the I_CP0, I_CP0_SINK_EN, and I_ICP0_OFFSET registers. The charge pump current can be set in the range up to 3mA in 100 or 200µA steps. At startup, the VCXO control voltage at the ICP_0 pin is held at 50% of the VDD33_CP0 voltage level (1.65V) to center the VCXO frequency (FCV0 = 1). After startup, the user must set the FVC_0 control bit to 0 to enable VCXO-PLL lock. Input clock switching and holdover functions require the use of the VCXO-PLL in the active signal path.

Low input frequency configurations: If the input frequency after the divider R_N is lower than the output of the M_1 divider, then the user must set the "BLOCK_LOR" register bit to 1 in order for PLL-0 to operate correctly. In this condition, the LOS (Loss of input signal) function is not valid, also preventing the automatic input switching function of the device.

In frequency synthesizer mode, PLL-0 is not used and holdover functions are not available.

Input Frequency (MHz)	PLL-0 Divider Settings		f _{PFD}	
	R_{N}	P_0	M_0	(MHz)
245.76		2		122.88
		32	16	7.68
		256	128	0.96
		2048	1024	0.12
122.88			1	122.88
		16	16	7.68
		128	128	0.96
		1024	1024	0.12
1966.08	8	$\overline{2}$		122.88

Table 7. PLL-0 Example Configurations for f_{VCXO} = 122.88MHz^[1]

1. BYP_1=0

4.2.2.2 PLL Feedback Path

PLL-0 uses M $_0$ or M $_0\times$ M $_4$; PLL-1 uses M $_2$ as the feedback divider. Configuring the feedback path through the M $_0$ and M₁ dividers enables deterministic delay from the input to the outputs (for more information, see [Table 8\)](#page-14-2).

FBSEL PLL 0	Operation
0	Independent PLL feedback. PLL-0 feedback path through the M ₀ divider (and through an additional ÷2 if P3 SEL = 1) PLL-1 feedback path uses the M_2 divider.
	Recommended feedback configuration for achieving deterministic delay from input to the outputs. PLL-0 feedback path through the $M_1 \times M_0$ dividers. PLL-1 feedback path uses the M_2 divider.

Table 8. VCXO-PLL (PLL-0) Feedback Path Settings

4.2.2.3 PLL-1

PLL-1 is a high-frequency synthesizer. This PLL locks to the output signal of PLL-0 in dual PLL mode or to the input frequency in frequency synthesis mode. PLL-1 uses the internal VCO (3932.16MHz) or an external VCO at any frequency from 700MHz to 6GHz. Achieving PLL lock requires the configuration of FD_1 (frequency doubler) or P₁ (pre-divider), and the feedback divider M₂ to match the input and feedback frequency at the phase detector. These settings may change depending on the actual VCO and input frequencies. If the external VCO frequency $f_{\rm VCO}$ is greater than 4GHz, set P2_SEL to 1 to select the path through the divider ÷2. The effective VCO frequency routed to the PLL-1 feedback divider, output divider, and SYSREF generator is then f_{VCO} ÷ 2. The P2_SEL setting also impacts the reference frequency for the delay circuits: the frequency at the SRC multiplexer output is the reference frequency for all digital delay circuits. The M₂ feedback divider in PLL-1 is integer. The PLL-1 charge pump is configurable via the I_CP1, I_CP1_SINK_EN, and I_ICP1_OFFSET registers. The charge pump current can be set in the range up to 3mA in 100 or 200µA steps.

This PLL is internally configured to high-bandwidth. Best phase noise is typically achieved by engaging the internal frequency doubler (FD_1 = 1, \times 2). If engaged, the input signal to PLL-1 is first doubled in frequency, increasing the phase detector frequency of PLL-1. Enabling the frequency doubler disables the frequency pre-divider P₁. If the frequency doubler is not used (FD_1 = 0), the P₁ pre-divider has to be configured. Typically P₁ is set to ÷1 to keep the phase detector frequency as high as possible. Set P₁ to other divider values to achieve specific frequency ratios (1 to 19.2, 1 to 76.8, etc.) between the first and second PLL.

Table 9. PLL-1 Mode

1. $\rm\,f_{PP_1}$ is the phase detector frequency of PLL-1. In dual PLL mode, $\rm\,f_{PP_1}$ is the output frequency of PLL-0 divided by P₁ or multiplied by 2.

Table 10. Frequency Doubler

Table 11. Example PLL-1 Configuration

4.2.3 PLL-0 (VCXO-PLL) Lock Detect

The PLL-0 lock detect circuit uses the signal phase difference at the phase detector as lock criteria; the phase detector is fed by the output signals of the M $_0$ and $\mathsf P_0$ dividers. PLL lock is reported when the phase difference between both signals into the PLL-0 phase detector is lower than or equal to the phase difference set by $\mathsf{LOCAL}_\mathsf{TH}[14.0]$ for more than the number clock cycles (of the M_{0} divider output) set by

LOCK_GOOD_COUNT[1:0]. PLL-0 lock state is reported through the ST_PLL0_LOCK (momentary) and LS PLL0 LOCK (sticky, resettable) status bits (for status bit functions, see [Table 25](#page-31-0)). PLL lock can be reported by a GPIO pin. Loss-of-lock can also be signaled as interrupt signal via a GPIO pin.

The PLL-0 lock detect function is available in dual PLL and VCXO-PLL (PLL-0 only) mode. The divider M $_{\rm 0}$ is used as frequency divider for the comparison signal. The M₀ divider must be set to a value equal to or greater than ÷4 for lock detect to work correctly.

A static clock input is detected as PLL loss of lock. PLL-0 lock detect is not available in PLL bypass (fanout buffer) mode or in configurations that do not feed a clock signal to the frequency divider $\mathsf{M}_{0}.$ The maximum input frequency to the M₀ and P₀ dividers is 250MHz. For higher input frequencies than 250MHz, use the R_N divider to divide the frequency down to ≤ 250MHz. The lock detect circuits works for the input frequencies that achieve PLL-0 lock. Setting the FVC_0 register bit will unlock PLL-0 and identifies this as a loss of lock condition. Entering holdover also reports a PLL-0 loss of lock.

4.2.4 PLL-1 Lock Detect

PLL-1 lock detect evaluates the calibration state machine status flag for completion and compares the PLL-1 loop filter voltage to a voltage range (window). PLL-1 lock is signaled through the ST_PLL1_LOCK (momentary) and LS_PLL1_LOCK (sticky, resettable) status bits (see [Table 25](#page-31-0)). Lock status can be reported as a hardware signal through the GPIO [1:0] pin interface.

A static clock input to PLL-1 is detected as loss of lock. The PLL-1 lock detect function is available in dual PLL and synthesizer mode (PLL-1). PLL-1 lock detect works up to the specified PLL-1 phase detector frequency (500MHz) and over the entire frequency range PLL-1 lock range. PLL-1 lock detect is not supported in configurations that do not use PLL-1. Lock detect is also available in PLL synthesizer mode with an external VCO.

4.3 Output Channel and JESD204B/C Logic

4.3.1 Channel Description

The 8V19N880 has eight output channels with a total of 18 differential channels plus one VCXO output channel.Six channels (A, B, C, D, F, G) support two differential outputs and two channels (E, H) support three differential outputs. The outputs of channels C and D support output frequencies up to 6GHz and require a 3.3V output supply.Channels A, B, E, F, G, and H are supplied by 1.8V and support output frequencies up to 4GHz. Each channel can be configured as a clock channel or as a SYSREF channel by using the respective nC/S_SEL_x multiplexer register bit. The clock/SYSREF configuration applies to all outputs of a channel.

Table 12. Output Channel Description

4.3.1.1 Clock/SYSREF Channels A, B, E, F, G, H

The channels A, B, E, F, G, and H can operate as a device clock or as a SYSREF channel, controlled by the nC/S SEL x selector (for information, see [Figure 8\)](#page-17-0).

4.3.1.1.1 Clock Operation

A channel configured to clock operation (nC/S_SEL_x = 0) contains a two-stage frequency divider N_x and one digital phase delay circuit $\Phi_{\text{WIDE }x}$. Frequency and phase settings are applied to all outputs of a channel. The purpose of the N_x divider is frequency generation from the selected frequency source (SRC multiplexer). N_x can be set to a range of discrete values from $\div 1$ to $\div 20,480$. N_x is a composite divider consisting of two serial dividers N_x0 and N_x1: N_x = N_x0 × N_x1. For example, setting N_x0 to ÷2 and N_x1 to ÷8 will result in a channel frequency divider of N_x = ÷16. This example divider value generates an output frequency of 245.76MHz if the internal VCO is used. Clock channels with different clock frequencies are synchronized on the incident edge. The digital phase delay circuit $\Phi_{\text{WIDE }x}$ is used to apply phase offsets in the channels.

4.3.1.1.2 SYSREF Operation

A channel configured to clock operation (nC/S $SEL_x = 1$) participates in the central SYSREF pulse/frequency generation. The clock divider N_x divides the selected source signal to the SYSREF frequency. Similar to clock

operation, the frequency is applied to all outputs of that channel. N_x can be set to a range of discrete values from \div 1 to \div 83,886,080. N_x consists of three serial dividers N_x0, N_x1, and N_S: N_x = N_x0 × N_x1 × N_S. For example, setting N_x0 to ÷2, N_x1 to ÷8, and N_S to ÷32 will result in a SYSREF frequency divider of N_x = ÷512. This example divider value generates a SYSREF output frequency of 7.68MHz if the internal VCO is used. A N_S divider physically exists in each channel, however, all N_S dividers share the same global setting (N_S in register 0x38). For phase delay, a SYSREF channel contains the circuits Φ_{WIDE-x} , Φ_{FINE-y} , and Φ_{ANLG-y} . Similar to a clock channel, $\Phi_{\text{WIDE }x}$ phase settings are applied to all channel outputs. Each output can use the additional delay circuits Φ_{FINE} v and Φ_{ANLG} v for output-to-output fine phase alignment. These output delay circuits are unavailable when the channel is configured to clock operation.

4.3.1.1.3 Synchronization of Clock and SYSREF Channels

The device can synchronize the phase of clock and SYSREF outputs across channels. For synchronization, rules apply for the selection of N_x0 and N_x1 dividers. In a SYSREF channel, the input frequency to the N_S divider block must be set to a common divisor of the frequencies of the clock channels. For example, channels A, B, and E are configured as clock channel with the output frequencies of 122.88MHz (channel A, N = 32), 245.76 MHz (channel B, N = 16) and 983.04MHz (channel E, N = 4); channel F is configured to SYSREF at 7.68MHz. A common divisor of the three clock frequencies in channels A, B, and E is 122.88MHz. This divisor is calculated by dividing the VCO frequency by the lowest common multiple clock frequency divider: 3932.16MHz ÷ LCM(32, 16, 4). In the SYSREF channel, the input to the N_S divider must now be configured to 122.88MHz (by setting N_x0 × N_x1 to ÷32: the VCO frequency of 3932.16MHz is divided by 32). The SYSREF divider N_S is then configured to 16 to achieve 7.68MHz at the channel F outputs. Failure to set the SYSREF channel divider to a common frequency of the clock channels may result in the SYSREF outputs not being synchronous to clock outputs.

Figure 8. Output Channels A, B, E, F, G, and H

4.3.1.2 6GHz RF Clock/SYSREF Channels C, D

The two RF clock channels C and D buffer the external oscillator signal (VCO_EXT) up to an output frequency of 6GHz (see [Figure 9\)](#page-18-1). Alternatively, the channels C and D operate as device clock/SYSREF signal channel as described in [Clock/SYSREF Channels A, B, E, F, G, H](#page-16-3) where the frequency source is PLL-0 or PLL-1 (internal VCO). In the alternative mode, the maximum output frequency is 4GHz. For channels C and D, the output supply voltage is V_{DDO33} $V = 3.3V$.

Figure 9. RF Output Channels C, D (Two Outputs)

4.3.2 Clock Delay Circuits

The purpose of the phase delay circuits is to establish a desired phase relationship between the selected input and any output, and across outputs (see [Table 13](#page-18-2)). In JESD204B/C applications, the delay circuits establish phase offsets between SYSREF signals and their corresponding device clocks. The phase delay circuits Φ_{FB} , $\Phi_{\text{WIDE X}}$, and $\Phi_{\text{FINE Y}}$ (for SYSREF) are a function of the source frequency at the output of the SRC multiplexer.

If the *internal VCO* (3932.16MHz) is the channel signal source: the delay step size is selectable 127ps (one-half VCO cycle, channel delay) or 254ps (one VCO cycle, SYSREF delay). If an *external VCO* or *external VCXO* is the signal source: the frequency at the SRC multiplexer determines the delay units. External VCO frequencies of greater than 4GHz have to be divided by 2 (by using P2_SEL = 1). The Φ_{ANIG_V} circuits are implemented by gate delays and have a very small delay step size of approximately 30ps, independent of any internal or external VCO reference frequency.

The phase delay circuits $\Phi_{WIDE\ X}$ have a wide range and can be used for coarse clock and SYSREF signal phase alignments. The delay circuits Φ _{FINE v0} and Φ _{ANLG} _{v0}; Φ _{FINE v1} and Φ _{ANLG v1} are available in SYSREF channels and have a short range and finer resolution for use in board signal de-skewing and the exact placement of a SYSREF signal edge to the rising edge of a clock signal. Changing the setting of the delay circuit Φ _{FINE} _{v0} and Φ_{ANLG} vo; Φ_{FINE} v1 and Φ_{ANLG} v1 will not result in output voltage transients, gaps, or runt pulses so that delay setting changes during device operation are supported.

Table 13. Delay Circuit Settings (Cont.)

1. Table is valid for using the internal VCO at a frequency of 3932.16MHz. For an external VCO, replace f_{VCO} by the actual VCO frequency or VCO frequency ÷ 2 if greater than 4GHz. Examples: external VCO of 2949.12MHz: Φ_{WIDE} x is 169ps (P2_SEL = 0). External VCO of 5898.24MHz: Φ_{WIDE_x} is also 169ps (P2_SEL = 1, external VCO is pre-divided).

2. When using an external VCO at frequencies < 2GHz, the output SYSREF delay unit can be selected: $1/f_{VCO}$ and $1/2f_{VCO}$. See [RETIME_DIV_x](#page-54-0) function.

4.3.3 Differential Outputs

Table 14. Output Features

1. AC coupling and DC coupling supported.

2. Amplitudes are measured single-endedly.

3. See [Table 17](#page-21-0) for LVPECL termination voltages (V_{TT}) .

1. Clock mode: Configuration bits nBIAS_r, PD_SYSREF, BIAS_TYPE, and INV_SYS have no effect on Q_y outputs.

2. Output disable operation of Q_C and Q_D outputs when outputs are used for an external VCO (EXT_VCO_SEL_y = 1): Q = High and $nQ = High$.

Table 16. Q_y Output States in SYSREF Mode (nC/SEL = 1)

1. Level description: Static low: Q = low, nQ = high; Static high: Q = high, nQ = high; Crosspoint: Q and nQ are both at the LVDS crosspoint voltage.

2. For more information, see [Table 20](#page-27-1).

Table 17. LVPECL Termination Voltage, V_{TT}

4.4 Redundant Clock Inputs

The four inputs are compatible with LVDS and LVPECL signal formats, and also support single-ended signals.

4.4.1 Monitoring and LOS of Input Signal

The four inputs are individually and permanently monitored for activity. Inactivity is defined by a static input signal.

The clock input monitors compare the pre-divided device input frequency ($f_{CLK} \div R_N$) to the output frequency of the M₁ divider regardless of the internal feedback path using or not using M₁[1]. A clock input is declared invalid with the corresponding LOS (Loss-of-input-signal) indicator bit set after three consecutive missing clock edges (at the output of the respective R_N divider). LOS is reported for each input CLKn individually through the ST_CLKn (momentary) and LS_CLK*n* (sticky, resettable) status bits, see [Table 25](#page-31-0). LOS can be reported by a GPIO output and can also be signaled as an interrupt signal via a GPIO pin. When reported through a GPIO output, the LOS signal represents the combination of the LOS status of enabled CLK_*n* inputs (GPIO = 0: LOS on any of the enabled inputs, GPIO = 1: all enabled inputs are active). Disable unused inputs by the control bits DIS_CLK*n* to prevent false LOS reporting.

Dual PLL and synthesizer mode: the M_1 divider must be set so that the LOS detect reference frequency matches the pre-divided input frequency. For example, if the input frequency is 245.76MHz and $R_N = \pm 1$, M₁ should be set to ÷16: The VCO frequency of 3932.16MHz divided by 16 equals the input frequency of 245.76MHz. For an input frequency of 122.88MHz, set M₁ to ÷32 etc. Failure to set M₁ to match the input frequency can result in a false LOS indication. The minimum frequency that the circuit can monitor is f $_{\rm VCO}$ / M $_{\rm 1}$ (MAX) = 0.24MHz.

VCXO-PLL (PLL-0 only) mode: The VCXO drives the SRC multiplexer output. Set the M_1 divider to match: f_{VCXO} $\div M_1 = f_{CJK} \div R_N$

The LOS function is available in dual PLL, VCXO-PLL, and synthesizer mode (PLL-1 only). In each of the PLL modes, LOS uses the output of the M₁ divider as a comparison signal and requires a configuration of the M₁ divider as described above. With a valid M_1 configuration for LOS, the LOS function is available across the entire input frequency range up to 250MHz. For input frequencies higher than 250MHz, use the R_N divider to divide the input frequency to 250MHz or less.

4.4.2 Input Re-Validation

A clock input is declared valid and the corresponding LOS bit is reset after the clock input signal returned for userconfigurable number of consecutive input periods. This re-validation of the selected input clock is controlled by the CNTV setting (verification pulse counter).

^{1.} M_1 must be configured and powered-on by setting PD_M1 = 0.

4.4.3 Clock Selection

The device supports multiple input selection modes: manual, short-term holdover, and two automatic switch modes.

Table 18. Clock Selection Settings

4.4.4 Holdover

In holdover state, the output frequency and phase is derived from an internal, digital value based on previous frequency and phase information. Holdover characteristics are defined in [AC Characteristics](#page-68-0).

4.4.5 Input Priorities

Configurable settings encompass four selectable priorities with the range 0 (lowest priority) to 3 (highest priority). If an input has the priority 0, it will not be selected as reference input for the PLLs. The user can change the input priorities at any time. In the automatic switch modes, input priority changes may cause immediate input selection changes.

4.4.6 Hold-off Counter

A configurable down-counter applicable to the "Automatic with holdover" selection mode. The purpose of this counter is a deferred, user-configurable, input switch after a LOS event. The counter expires when a zero-transition occurs; this triggers a new reference clock selection. The counter is clocked by the frequencydivided PLL-0 signal. The CNTR setting determines the hold-off counter frequency divider and the CNTH setting

the start value of the hold-off counter. For example, set CNTR to a value of ÷131072 to achieve 937.5Hz (or a period of 1.066 ms at f_{VCXO} = 122.88MHz): the 8-bit CNTH counter is clocked by 937.5Hz and the userconfigurable hold-off period range is 0ms (CNTR = 0x00) to 272ms (CNTR = 0xFF). After the counter expires, it reloads automatically from the CNTH SPI register. After the LOS status bit (LS_CLK*n*) for the corresponding input CLK *n* has been cleared by the user, the input is enabled for generating a new LOS event. The CNTR counter is only clocked if the device is configured in the clock selection mode "Automatic with holdover" *AND* the *selected* reference clock experiences a *LOS* event. Otherwise, the counter is automatically disabled (not clocked).

4.5 Revertive Switching

Revertive switching is applicable only to the two automatic switch modes shown in [Table 18.](#page-23-4)

- Revertive switching enabled Re-validation of any non-selected input clock(s) will cause a new input selection according to the user-preset input priorities (revertive switch). An input switch is only done if the re-validated input has a higher priority than the currently selected reference clock.
- Revertive switching disabled Re-validation of a non-selected input clock has no impact on the clock selection. Default setting is revertive switching disabled.

4.6 Configuration for JESD204B Operation

4.6.1 SYSREF Generation

A SYSREF event is the generation of one or more consecutive pulses on Q y outputs where the channel is configured to SYSREF operation. An event can be triggered by a SPI command or by a signal-transition on the EXT_SYS input. The number of SYSREF pulses generated and wait periods in between SYSREF pulses is programmable. The SYSREF signal can also be programmed to be continuous and be started and stopped by a signal on the EXT_SYS input. The N_x and N_S frequency divider in each channel configures the SYSREF frequency/pulse rate. SYSREF output pulses are aligned to coincident rising clock edges of channels configured as clock outputs. Device settings for phase alignment between Q*_y* outputs is discussed in [Clock to SYSREF](#page-27-0) [Phase Alignment](#page-27-0).

The generation of SYSREF is available after the initial setup of output clock divider and phase delay stages. A SYSREF event will automatically turn on the SYSREF outputs. After the event, SYSREF outputs are automatically turned off (power-down). SYSREF outputs with the nBIAS bit set high will bias the outputs at the LVDS crosspoint voltage level. The following SYSREF pulse generation modes and trigger modes are available and configurable by SPI:

Figure 10. SYSREF Pulse Generation Modes

Figure 11. SYSREF Trigger Modes

Table 19. SYSREF Generation Modes

Table 19. SYSREF Generation Modes (Cont.)

1. Requires external synchronization.

2. SRG = 001: Set the SYSREF channel Nx to ≥ 8 . To sample the signal at EXT_SYS, the frequency f_{VCO}÷ Nx in the SYSREF channel should be ≥ 4 times higher than the frequency or pulse rate at EXT_SYS. The EXT_SYS input pulse width should be T_P > 1 / (f_{VCO}÷Nx). Lower Nx dividers (higher output channel frequencies) allow narrower EXT_SYS input pulses.

- 3. SRG = 001 mode: The output of the (internal) Nx divider determines the signal edge of the SYSREF output (EXT_SYS going high: the next Nx divider rising edge will cause SYSREF outputs to from 0 to 1. EXT_SYS going low will cause SYSREF outputs to go low at the next Nx divider rising edge).
- 4. Synchronized to the output of the Nx channel divider.
- 5. Set the INIT_REF bit before the first external trigger signal on the EXT_REF input.
- 6. SYSREF output pulse duty cycle is 50% for SRG = 010, 011, 100.
- 7. Pulse count: Number of generated pulses set by SRPC register (1-255 pulses).
- 8. In pulsed mode with auto repeat, SRPC defines the number (1-255) of pulses to generate. SRWC defines the length of the stop period (in number of pulses, 1-255) before the next pulses are generated.
- 9. Terminates continuous SYSREF pulse generation by setting SRG to 111. Output pulses are not truncated (no runt pulse).

The generation of SYSREF pulses is configured by SPI commands and is available after the initial setup of output clock divider and Q_y phase delay stages. A SYSREF event will automatically turn on the SYSREF outputs. After the event in a pulsed mode, SYSREF outputs are automatically turned off (power-down or active low).

Figure 12. RF-PLL JESD204B Circuit Diagram

Table 20. Output Settings for JESD204B/C Applications

4.6.2 Clock to SYSREF Phase Alignment

[Figure 13](#page-28-0) shows phase alignment between the input and any of the Q_y clock/SYSREF and Q_VCXO outputs. In any configuration, Q_y (clock or SYSREF) outputs are automatically aligned on the incident rising edge. Alignment between clock and SYSREF outputs and inputs is achieved by setting the delay circuits to the values specified in [Table 21](#page-28-1). The alignment is deterministic to the same phase positions across power cycles of the device. By changing the settings of the delay circuits, any phase offsets can be achieved. For example, [Figure 14](#page-28-2) shows an output phase configuration for clocking JESD204B/C receivers: the phase of the SYSREF outputs is advanced versus the incident edge of the clock outputs. The exact phase alignment can be adjusted by using the phase delay circuits (see [Table 13\)](#page-18-2). Different frequency/divider configurations than shown in [Table 21](#page-28-1) may require different phase delay settings.

Figure 13. Input-to-Output Phase Alignment

4.7 General Purpose Input/Outputs (GPIO_[1:0])

The GPIOs are intended to provide the user with a flexible method to manage the control and status of the part via pins without providing dedicated pins for each possible function of the device. Each GPIO pin (GPIO_0, GPIO_1) can be individually configured to operate in one of the following modes:

- General Purpose Input The GPIO pin will act as an input whose logic level controls a specific function of the device.
- General Purpose Output The GPIO pin will act as an output that is driven by an internal register state or output of a specific function.

GPIO pins, in the role of a status indicator, have the same polarity as the corresponding register status bit. The GPIO_POL register bit, when set to 1, inverts the GPIO output state for both GPIO_0 and GPIO_1 pins configured as output. A GPIO input replaces its corresponding register bit or function. For example, if a GPIO pin is configured as PLL-0 Force Holdover, the internal control bit FCV0 has no function.

If the GPIO pins are configured to "Manual input clock selection", the GPIO pins take precedence over the clock input selection by the nM/A[1:0] register bits. If the GPIO_0 and GPIO_1 pins are configured to the same input function with conflicting GPIO 0, GPIO 1 states, the behavior will be undefined.

4.7.1 GPIO Pin Configuration

GPIO pins are all powered off a separate voltage supply that supports 1.8V operation.

Table 22. GPIO Register Functions

Table 22. GPIO Register Functions (Cont.)

1. GPIO[7:4] defines the function of the GPIO_1 pin; GPIO[3:0] defines the function of the GPIO_0 pin.

2. GPIO[3:0] = 0111 configures *both* GPIO pins to manual clock selection inputs. The state of GPIO[7:4] does not matter.

3. GPIO[3:0] = 1111 configures *both* GPIO pins to clock selection status outputs. The state of GPIO[7:4] does not matter.

4.7.2 GPIO Pin Configuration at Startup

Both GPIO pins are sampled at the rising edge of the internal reset signal and are used in setting the initial configuration. [Table 23](#page-30-2) shows which pins are used to control what aspects of the initial configuration. All of these register settings can be over-written later via serial port accesses.

Table 23. GPIO_0 Pin Configuration At Startup

Table 24. GPIO_1 Pin Configuration At Startup

4.8 Status Conditions and Interrupts

The device has an interrupt output to signal changes in status conditions. Settings for status conditions can be accessed in the Status registers. The device has several conditions that can indicate faults and status changes in the operation of the device. These are shown in [Table 25](#page-31-0) and can be monitored directly in the status registers. Status bits (named: ST_*condition*) are read-only and reflect the momentary device status at the time of readaccess. Several status bits are also copied into latched bit positions (named: LS_*condition*). The latched version is controlled by the corresponding fault and status conditions and remains set ("sticky") until reset by the user by writing 1 to the status register bit.

The reset of the status condition has an effect only if the corresponding fault condition is removed; otherwise, the status bit will set again. Setting a status bit on several latched registers can be programmed to generate an interrupt signal via settings in the Interrupt Enable bits (named: INTEN_*condition*). A setting of 0 in any of these bits will mask the corresponding latched status bit from affecting the GPIO configured as an interrupt pin. Setting

all INTEN_*condition* bits to 0 has the effect of disabling interrupts from the device. Interrupts are cleared by resetting the appropriate bit(s) in the latched register after the underlying fault condition has been resolved. When all valid interrupt sources have been cleared in this manner, this will release the GPIO output until the next unmasked fault.

Table 25. Status Bit Functions

1. "Manual" mode: 0 indicates if the reference selected by SEL[1:0] is lost. "Automatic (no holdover)" mode: 0 indicates if all reference clocks are lost or inactive (by DIS_CLKn bit). "Short-term holdover" and Automatic with holdover" modes: 0 indicates the reference is lost and still in holdover.

4.9 Power-Down Features

Applications now using all functional blocks of the device can use power-down settings to reduce power consumption and to minimize on-chip crosstalk (see [Table 26](#page-32-3)).

4.10 Device Startup, Reset, and Synchronization

At startup, an internal POR (power-on reset) resets the device and sets all register bits to its default value. The device forces the VCXO control voltage at the ICP 0 pin to half of the power supply voltage (about 50% of VDD33_CP0) to center the VCXO-frequency. Clear the FCV0 register bit in or release the VCXO-PLL and it will attempt lock to the input frequency.

In the default configuration the Q y outputs are disabled at startup.

4.10.1 Recommended Configuration Sequence (In Order)

- 1. (Optional) Set the values of the CPOL, LSBIT_1ST, SDO_ACT, and ASC_ON register bits to define the SPI read mode, bit order, and the SPI 3/4-wire mode. If no bits are set, the device will be in 3-wire mode, data output on falling SCLK edge, bit order is MSB first, and addresses are auto-incremented.
- 2. Configure all PLL settings, output divider, and delay circuits as well as other device configurations.
	- a. FBSEL_PLL_0, BYP_0, FD_1, SRC and (optional) P2_SEL for the desired PLL operation mode and configure the PLL and input dividers RN, P_0 , M $_0$, M $_1$, M $_2$, and P_1 as required to achieve PLL lock on both PLLs.
	- b. Charge pump currents and control bits for both PLLs (I_CP0/1_PD, I_CP0/1_SINK_EN, I_CP0/1, CP0_POL, FCV0, and I_CP0/1_OFFSET).

- c. (Optional) CP[0,1]_OFFSET for PLL static phase offset.
- d. LOCK TH and LOCK GOOD COUNT[1:0] for the desired PLL-0 lock characteristics.
- e. nC/S_SEL_*x*, EXT_VCO_SEL_*y* for the channel operation and the dividers N_x0, N*_x*1, N_S for output frequency generation incl. SYSREF.
- f. Output features such as the desired output amplitude, style, power-down state, BIAS_TYPE_x and nBIAS_x for SYSREF outputs
- g. Desired input selection and monitoring modes: This involves nM/A and SEL for input selection. In any of the automatic modes, configure PRIO[1:0] n, BLOCK LOR, and REVS. Configure the CNTH and CNTR counters for the desired holdover characteristics and CNTV[1:0] for input revalidation if applicable to the operation mode.
- h. Set the individual delay registers Φ_{FB} , Φ_{WIDE} , Φ_{FINE_y} , and Φ_{ANLG_y} for the desired phase alignment.
- i. (Optional) Configure the interrupt enable configuration bits IE_status_condition, as desired for fault reporting.
- j. (Optional) Configure the desired GPIO function.
- k. Additional SYSREF operation settings: SRG, SRO, and SRPC, SRWC according to the desired SYSREF operation.
- 3. Write a logic 1 to INIT CLK to synchronize output dividers, then wait at least 1 ms. Do not combine steps 4 and 5 in a single SPI write cycle.
- 4. Write a logic 1 to RELOCK, then wait at least 1ms for PLL-1 to lock (if SRC = 00, 10, or 11, skip this step). Write logic 0 to FCV0: Release the VCXO control voltage; VCXO-PLL will attempt to lock to the input clock signal starting from its center frequency.
- 5. Clear the status flags.
- 6. Enable the outputs as desired by accessing the output-enable registers.
- 7. (Optional) For SYSREF pulse generation, write a logic 1 to RS to enable pulse generation. Do not combine this step with step 3, 4, or 5.

4.10.2 Changing Frequency Dividers and Phase Delay Values

4.10.2.1 Clock Frequency Divider and Delay

- 1. (Optional) Set the values of the CPOL, LSBIT_1ST, SDO_ACT, and ASC_ON register bits to define the SPI read mode, bit order and the SPI 3/4-wire mode. If no bits are set, the device will be in 3-wire mode, data output on falling SCLK edge, bit order is MSB first and addresses are auto-incremented.
- 2. Re-configure all PLL settings, output divider, and delay circuits as well as other device configurations as desired.

For any changes in a clock output channel (clock divider and delay), write a logic 1 to INIT_CLK to synchronize output dividers, then wait at least 1ms.Changing SYSREF delay does not require to set INIT_CLK.

4.10.2.2 SYSREF Frequency Divider, Delay, and Starting/Re-Starting SYSREF Pulse Sequences

SRG = 000 and SRG = 001 (EXT_SYS input buffered to SYSREF outputs)

- 1. Apply the external EXT SYS signal edge.
- 2. To end SYSREF pulse generation, change SRG to a different configuration.

To re-start after SYSREF has ended, set the SRG bits again and go to step 1.

SRG = 010 and SRO = 00 or 01 (externally triggered SYSREF mode)

- 1. Configure the desired number of pulses.
- 2. Write 1 to RS.

- 3. Apply the external EXT_SYS signal.
- 4. SYSREF pulses are generated until completion of number of programmed pulses. To re-start with the same number of pulses, go to step 3. To change the number of pulses, go to step 1).

SRG = 010 and SRO = 10 or 11 (externally triggered SYSREF mode)

- 1. Write 1 to RS, then apply the external EXT_SYS signal.
- 2. Rising (falling) EXT_SYS signal edge starts pulse generation.
- 3. Falling (rising) EXT_SYS signal edge stops pulse generation. To re-start, go to step 2.

SRG = 011 and SRO = 00 (internally triggered SYSREF mode, pulsed)

- 1. Configure the desired number of pulses.
- 2. Write 1 to RS.
- 3. SYSREF pulses are generated and end as configured.

To re-start with the same number of pulses, go to step 2. To change the number of pulses, go to step 1.

SRG = 011 and SRO = 01 (internally triggered SYSREF mode, pulsed with auto-repeat)

- 1. Configure the desired number of pulses.
- 2. Write 1 to RS.
- 3. SYSREF pulses are generated.

To end pulse generation, set SRG = 111.

To re-start, set SRG = 011 and go to step 1.

SRG = 100 (continuous SYSREF mode)

- 1. Write 1 to RS.
- 2. SYSREF pulses are generated.
- 3. To end SYSREF pulse generation, set SRG = 111.

To re-start after SYSREF has ended, set the SRG = 100 and go to step 1.

4.11 SPI Interface

The 8V19N880 has a configurable 3-wire/4-wire serial control port capable of responding as a slave in an SPI configuration to allow read and write access to any of the internal registers for device programming or read back. The SPI interface consists of the SCLK (clock), SDAT (serial data input and output in 3-wire mode, input in 4-wire mode), MISO (serial data output in 4-wire mode), and nCS (chip select) pins. After power-up, the SPI interface is in 3-wire mode. A data transfer consists of a direction bit, 15-bit address bits any integer multiple of 8 data bits and is always initiated by the SPI master on the bus. Internal register data is organized in SPI bytes of 8-bit each.

If nCS is at logic high, the SDAT data I/O is in high-impedance state and the SPI interface of the device is disabled.

In a write operation, data on SDAT will be clocked into the 8V19N880 on the rising edge of SCLK. In a read operation, data on SDAT / MISO will be clocked out of the 8V19N880 on the falling or rising edge of SCLK depending on the CPOL setting (CPOL = 0: output data changes on the falling edge [SPI master will capture data on the rising edge of SCLK]; CPOL = 1: output data changes on the rising edge [SPI master will capture data on the falling edge of SCLK]).

SPI 4 wire configuration: Use the register bits SDO_ACT and <SDO_ACT> to configure the interface to 4-wire if desired. On startup, the device is on 3-wire mode. In 4-wire mode, the MISO pin is designated for SPI data outputs. In 3-wire mode, SDAT is the data output (shared with data input).

Starting a data transfer requires nCS to set and hold at logic low level during the entire transfer. Setting nCS = 0 will enable the SPI interface with SDAT in data input mode. The master must initiate the first 8-bit transfer. The first bit presented by the SPI master in each transfer is the MSB (most significant bit). The first bit presented to the slave is the slave address bits A[15:1] pointing to an internal register in the address space 0 to 127, followed by the direction bit R/nW (1 = Read, 0 = Write)

Read operation from an internal register to the data output (pin SDAT in 3-wire, pin MISO in 4-wire mode): a read operation starts with a 16-bit transfer from the master to the slave: SDAT (input) is clocked on the *rising* edge of SCLK. First presented on the slave is the address, designated by bits A[15:1], pointing to and internal register in the address space 0 to 127, followed by the direction bit R/nW = 1 to indicate a read transfer. After the first 16 bits are clocked into SDAT, the register content addressed by A[15:1] are loaded into the shift register and the next 8 SCLK *falling* (CPOL=1) clock cycles will then present the loaded register data on the SPI data output and transfer these to the master. In SPI 3-wire mode, the SDAT I/O changes to output.

Transfers must be completed by de-asserting nCS after any multiple 8 SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined. SPI byte (8 bit) and back-to-back read transfers of multiple registers are supported with an address auto-increment. During multiple transfers, nCS must stay at logic low level and SDAT will present multiple registers (A), (A+1), (A+2), etc. with each 8 SCLK cycles. During SPI Read operations, the user can continue to hold nCS low and provide further bytes of data for up to a total of 0xA7 bytes in a single block read.

Write operation to a device register: During a write transfer, a SPI master transfers one or more bytes of data into the internal registers of the device. A write transfer starts by asserting nCS to low logic level. The first bit presented by the master must set the direction bit R/nW to 0 (Write) and the 15 address bits A[1:15] must contain the 15-bit register address. Bits D0 to D7 contain 8 bits of payload data, which is written into the register addressed by A[1:15] at the end of an 8-bit write transfer. Multiple, subsequent register transfers from the master to the slave are supported by holding nCS asserted at logic low level during write transfers. The 15-bit register address will auto-increment. Transfers must be completed with de-asserting nCS after any multiple 8 SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined.

End of transfer: After nCS is de-asserted to logic 1, the SPI bus is available to transfers to other slaves on the SPI bus. See also the READ diagram [\(Figure 15](#page-36-0)) and WRITE [\(Figure 16](#page-36-1)) displaying the transfer of two bytes of data from and into registers.

Registers 0xA8 to 0xFF. Registers in the address range 0xA8 to 0xFF should not be used. Do not write into any registers in the 0xA8 to 0xFF range.

Figure 16. Logic Diagram: SPI 3/4-wire WRITE Data into Registers

5. Register Descriptions

5.1 Register Map

Table 28. Register Map

Table 28. Register Map (Cont.)

Table 28. Register Map (Cont.)

5.2 Register Descriptions

This section contains all addressable registers, sorted by function, followed for a detailed description of each bit field for each register. Several functional blocks with multiple instances in this device have individual registers controlling their settings, but since the registers have an identical format and bit meaning, they are described only once, with an additional table to indicate their addresses and default values. All writable register fields will start up with default values as indicated in the (Factory) Default column unless altered by values loaded from non-volatile storage during the initialization sequence.

Fixed read-only bits will have defaults as indicated in their specific register descriptions. Read-only status bits will reflect valid status of the conditions they are designed to monitor once the internal power-up reset has been released. Unused registers and bit positions are Reserved. Reserved bit fields may be used for internal debug test and debug functions.

Note: All default values in the register tables are binary.

5.2.1 Device Configuration Registers

Table 29. Device Configuration Register Bit Field Locations

Register Address	Bit Field Location								
	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	
0x00	SRESET	LSBIT 1ST	ACS ON	SDO ACT	<sdo act=""></sdo>	<acs on=""></acs>	<lsbit 1st=""></lsbit>	<sreset></sreset>	
0x01	Reserved							CPOL	
0x03	DEV TYPE[7:0]								
0x04	DEV_ID[7:0]								
0x05	DEV ID[15:8]								
0x06	DEV VER[7:0]								
0x0C	VENDOR ID[7:0]								
0x0D	VENDOR ID[15:8]								

Table 30. Device Configuration Register Descriptions

Table 30. Device Configuration Register Descriptions (Cont.)

5.2.2 Input, PLL-0 Frequency Divider and Control Registers

Table 31. Input, PLL-0 Frequency Divider, and Control Register Bit Field Locations

Table 32. Input, PLL-0 Frequency Divider and Control Register Descriptions

Table 32. Input, PLL-0 Frequency Divider and Control Register Descriptions (Cont.)

Table 32. Input, PLL-0 Frequency Divider and Control Register Descriptions (Cont.)

5.2.3 PLL-0 Charge Pump Control Registers

Table 33. PLL-0 Charge Pump Control Register Bit Field Locations

Table 34. PLL-0 Charge Pump Control Register Descriptions

Table 34. PLL-0 Charge Pump Control Register Descriptions (Cont.)

5.2.4 PLL-1 Input and Bypass Control Registers

Table 35. PLL-1 Input and Bypass Control Register Bit Field Locations

Table 36. PLL-1 Frequency Divider and Control Register Descriptions

Table 36. PLL-1 Frequency Divider and Control Register Descriptions (Cont.)

5.2.5 PLL-1 Charge Pump Control Registers

Table 37. PLL-1 Charge Pump Control Register Bit Field Locations

Table 38. PLL-1 Frequency Divider and Control Register Descriptions

5.2.6 PLL-1 Feedback Control Registers

Table 39. PLL-1 Feedback Register Bit Field Locations

Table 40. PLL-1 Frequency Divider and Control Register Descriptions

5.2.7 Reference Switching Registers

The content of the reference switching registers controls the input monitors and auto/manual input switching functions.

Table 41. Reference Switching Register Bit Field Locations

Table 42. Reference Switching Register Descriptions

Table 42. Reference Switching Register Descriptions (Cont.)

Table 42. Reference Switching Register Descriptions (Cont.)

5.2.8 SYSREF Control Registers

The content of the SYSREF registers controls generation of synchronization signals for JESD204B/C.

Table 44. SYSREF Control Register Descriptions

5.2.9 Output Channel Registers

The content of the channel registers set the channel state, the clock divider, the clock phase delay.

Table 45. Output Channel Register Bit Field Locations

Register Address	Bit Field Location									
	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0x40	Reserved	$N_A[6:0]$								
0x41		ΦWIDE_A[8:1]								
0x42	PD_A	1P8_700M Reserved V_A			RETIME_D $IV1_A$	Reserved	nC/S_SEL Α	ΦWIDE_A[0]		
0x43			Reserved	BIAS TYP E_A	nBIAS_A					
0x44	Reserved	$N_B[6:0]$								
0x45		ΦWIDE_ <i>B</i> [8:1]								
0x46	PD B	1P8_700M V_B		Reserved	RETIME_D $IV1_B$	Reserved	nC/S_SEL_ В	Φ WIDE_ B 0]		
0x47			Reserved	BIAS_TYP E _{B}	nBIAS_B					
0x48	Reserved	$N_C[6:0]$								
0x49		ΦWIDE_C[8:1]								
0x4A	PD_C	RETIME D Reserved $IV1_C$				EXT_VCO_ SEL_C	nC/S SEL C	ΦWIDE_C[0]		
0x4B		Reserved								
0x4C	Reserved	$N_{D[6:0]}$								
0x4D		ΦWIDE_D[8:1]								
0x4E	PD_D	EXT_VCO_ nC/S_SEL Reserved RETIME_D SEL_D $IV1_D$ D 0]						ΦWIDE_D[
0x4F					Reserved					
0x50	Reserved	$N_E[6:0]$								
0x51		ΦWIDE_E[8:1]								
0x52	PD E	1P8_700M Reserved V_E			RETIME_D $IV1_E$	Reserved	nC/S_SEL E	ΦWIDE_E[0]		
0x53		BIAS_TYP Reserved E_E						nBIAS_E		
0x54	Reserved	N _ F [6:0]								
0x55		ΦWIDE_F[8:1]								
0x56	PD F	1P8_700M Reserved V_F			RETIME_D $IV1_F$	Reserved	nC/S_SEL F	ΦWIDE_F[0]		
0x57		BIAS_TYP Reserved E_F						nBIAS_F		
0x58	Reserved	$N_G[6:0]$								
0x59		ΦWIDE_G[8:1]								
0x5A	PD_G	1P8_700M V_G		Reserved	RETIME_D $IV1_G$	Reserved	nC/S_SEL_ G	ΦWIDE_G[0]		

Table 45. Output Channel Register Bit Field Locations (Cont.)

Table 46. Output Channel Register Descriptions[1]

Table 46. Output Channel Register Descriptions[1] (Cont.)

Table 46. Output Channel Register Descriptions[1] (Cont.)

1. *x* = A, B, C, D, E, F, G, H

5.2.10 Output Registers

The content of the output register set the individual output state and phase delay.

Register	Bit Field Location								
Address	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	
0x60	PD A0	PD SYSR EF A0	Reserved		INV_SYSR EF A0	STYLE_A0	A_A0[1:0]		
0x61	Reserved			ΦFINE A0[1:0]		ΦANLG_A0[2:0]			
0x62	PD A1	PD SYSR EF_A1	Reserved		INV SYSR EF_A1	STYLE_A1	A_1 (1:0]		
0x63	Reserved			ΦFINE_A1[1:0]		ΦANLG_ <i>A1</i> [2:0]			
0x64	PD B ₀	PD SYSR EF B0		Reserved	INV SYSR EF_B0	STYLE_B0	$A_B0[1:0]$		
0x65	Reserved			Φ FINE_ B $O[1:0]$		ΦANLG <i>B0</i> [2:0]			
0x66	PD B1	PD SYSR EF B1		Reserved	INV SYSR EF B1	STYLE B1	$A_B1[1:0]$		
0x67	Reserved		Φ FINE $B1$ [1:0]		ΦANLG_B1[2:0]				
0x68	PD_C0	PD SYSR EF_CO		Reserved	INV_SYSR EF CO	Reserved	$A_C[0]$ [1:0]		
0x69	Reserved			Φ FINE $CO[1:0]$ ΦANLG CO[2:0]					

Table 47. Clock Output Register Bit Field Locations

Table 47. Clock Output Register Bit Field Locations (Cont.)

Table 48. Clock Output Register Descriptions[1]

Table 48. Clock Output Register Descriptions[1] (Cont.)

1. y = A0-1, B0-1, E0-2, F0-1, G0-1, H0-2

5.2.11 GPIO and Status Registers

Table 49. Status Register Bit Field Locations

Table 49. Status Register Bit Field Locations (Cont.)

Table 50. General Control Register Descriptions

Table 50. General Control Register Descriptions (Cont.)

Table 50. General Control Register Descriptions (Cont.)

5.2.12 Synchronization Control Registers

Table 51. Synchronization Control Bit Field Locations

Table 52. General Control Register Descriptions

5.2.13 Output Enable Registers

Table 53. Output Enable Register Bit Field Locations

Table 54. Output Enable Register Descriptions

6. Electrical Characteristics

6.1 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8V19N880 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

1. According to JEDEC JS-001-2012/JESD22-C101.

6.2 Recommended Operating Conditions

Table 56. Recommended Operating Conditions

1. 125°C/10year lifetime is based on the evaluation of intrinsic wafer process technology reliability metrics. The limiting wafer level reliability factor for this technology with respect to high temperature operation is electromigration. The device is verified to the maximum operating junction temperature through simulation.

6.3 Pin Characteristics

Table 57. Pin Characteristics, $V_{\text{DDC18_V}} = 1.8V \pm 0.1V$ **.** $V_{\text{DDO18_V}} = 1.8V \pm 0.1V$ **,** V_{DDC33} _V = V_{DDC33} _V = 3.3V±0.1V, T_A = -40°C to +95°C (Case)

1. Guaranteed by design.

6.4 DC Characteristics

6.4.1 Supply Voltage and Power Consumption

Table 58. Power Supply DC Characteristics, T_A = -40°C to +95°C (Case)^[1]

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 59. Current and Power Consumption Characteristics, V_{DDC18} _V = 1.8V ±0.1V. V_{DDO18} _V = 1.8V ±0.1V, V_{DDC33} v = V_{DDO33} v = 3.3V ±0.1V, T_A = -40°C to +95°C (Case)^[1]

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Input = 122.88MHz, Q_B0, Q_B1, Q_E0-2: 550mV LVDS, Q_VCXO: 350mV LVDS; Q_A = Q_F = Q_G = OFF; Q_C: 550mV LVPECL; Q_D = OFF Unterminated, N_x = ÷4, Q_H0-2 = 15.36MHz and 350mV LVDS as SYSREF (Internally Triggered Pulse Mode)

Table 60. Typical Power Consumption Characteristics, V_{[DDC18_V](#page-85-1)} = 1.8V, $V_{\text{DDO18_V}}$ = 1.8V, $V_{\text{DDC33_V}}$ = $V_{\text{DDO33_V}}$ = 3.3V, T_A = 25°C ^[1]

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. f_{CLKn} = 245.76MHz, f_{VCXO} = 122.88MHz, Q_A0-1 outputs: 491.52MHz, Q_B0-1, Q_C0-1, Q_D0-1 outputs: 983.04MHz, Q_F0-1 outputs: 245.76MHz, Q_E0-2, Q_G0-1, Q_H0-2 outputs: SYSREF 7.68MHz, Q_VCXO = 122.88MHz LVPECL 700mV; Dual PLL mode and internal VCO.

3. f_{CLKn} = 245.76MHz, f_{VCXO} = 122.88MHz, Q_A0-1 outputs: 491.52MHz, Q_B0-1, Q_C0-1, Q_D0-1 outputs: 983.04MHz, Q_F0-1 outputs: 491.52MHz, Q_E0-2, Q_G0-1, Q_H0-2 outputs: power down, Q_VCXO=122.88MHz LVPECL 700mV; Dual PLL mode and internal VCO.

4. Includes device power consumption and power dissipated in the external output termination components

6.4.2 LVCMOS I/O Characteristics

Table 61. LVCMOS DC Characteristics, $V_{\text{DDC18_V}}$ = 1.8V±0.1V. $V_{\text{DDO18_V}}$ = 1.8V±0.1V, $V_{\text{DDC33}_V} = V_{\text{DDO33}_V} = 3.3V \pm 0.1V$, $T_A = -40^{\circ}$ C to $+95^{\circ}$ C (Case)^[1]

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

6.5 Differential I/O Characteristics

Table 62. Differential Input DC Characteristics, V_{DDC18_V} V_{DDC18_V} V_{DDC18_V} = 1.8V±0.1V. V_{DDO18_V} V_{DDO18_V} V_{DDO18_V} = 1.8V±0.1V, V_{DDC33} v = V_{DDO33} v = 3.3V±0.1V, T_A = -40°C to +95°C (Case)^[1]

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- 2. Non-Inverting inputs: CLK_n, OSC_0
- 3. Inverting inputs: nCLK_n, nOSC_0

Table 63. LVPECL DC Characteristics, V_{DDC18} **v = 1.8V±0.1V.** V_{DDO18} **v = 1.8V±0.1V,** V_{DDC33} v = V_{DDO33} v = 3.3V±0.1V, T_A = -40°C to +95°C (Case)^{[1][2]}

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. LVPECL outputs terminated according to [Table 17](#page-21-0).

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. V_{OS} changes with $V_{DDO18,V}$.

6.6 AC Characteristics

Table 65. AC Characteristics, $V_{\text{DDC18_V}}$ = 1.8V±0.1V. $V_{\text{DDO18_V}}$ = 1.8V±0.1V, $V_{\text{DDC33_V}} = V_{\text{DDO33_V}} = 3.3 \text{V} \pm 0.1 \text{V}$, $T_A = -40^{\circ} \text{C}$ to $+95^{\circ} \text{C}$ (Case)^{[1][2]}

Table 65. AC Characteristics, V_{DDC18} v = 1.8V±0.1V. V_{DDO18} v = 1.8V±0.1V, V_{DDC33} **v** = V_{DDO33} **v** = 3.3V±0.1V, T_A = -40°C to +95°C (Case)^{[1][2]} (Cont.)

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. PLL-0 bandwidth = 100Hz.

3. In the PLL modes, the minimum input frequency is determined by achieving PLL lock with the specific external VCXO or VCO components. Minimum input frequency in PLL bypass (fanout buffer) mode is 0Hz. For information for the supported frequency range of the monitor and lock detect circuits, see [PLL-0 \(VCXO-PLL\) Lock Detect,](#page-15-0) [PLL-1 Lock Detect](#page-16-0) and [Monitoring and LOS of Input Signal](#page-22-0).

- 4. V_{IL} should not be less than -0.3V and V_{IH} should not be greater than $V_{\text{DD-V}}$.
- 5. Measured as single-ended sin-wave, 50Ω terminated, AC coupled.
- 6. LOS state is detected within two input frequency periods $(f_{\text{CL K}} \div P)$. Signaling LOS state at a GPIO with a small additional propagation delay.
- 7. PLL-0 loop bandwidth = 100Hz, $f_{CLK,n}$ = 122.88MHz, f_{PFD} (PLL-0) = 3.84MHz, LOCK_GOOD_COUNT = 100.000 cycles, LOCK_TH = 15, Dual PLL mode.
- 8. RMS frequency error, measured at any Q_*y* output, caused by Gaussian noise. Weighted with a 1ms low pass time window filter.
- 9. For external VCO frequencies > 2949.12MHz, set P2 SEL = 1 to pre-divide the VCO frequency by +2.
- 10. RMS frequency error, measured at any Q_*y* output, caused by Gaussian noise. Weighted with a 1ms low pass time window filter.
- 11. Use AC-coupling when Nx = \pm 1. DC-coupled outputs are supported when Nx = \pm 1 but duty cycle may degrade to ~65%.
- 12. Measured single-ended RF output amplitudes are based on after de-embedding the trace and cable losses. For LVPECL termination voltages (V_{TT}), see [Table 17.](#page-21-0)
- 13. Measured single-ended RF output amplitudes are based on after de-embedding the trace and cable losses. For LVPECL termination voltages (V_{TT}), see [Table 17.](#page-21-0)
- 14. Measured single-ended RF output amplitudes are based on after de-embedding the trace and cable losses. LVDS outputs terminated 100Ω across terminals
- 15. PLL bypass: BYP_0 =1, FD_1 = 0 and SRC = 11; Dividers N_x = ÷1, R_N = ÷1 and P₁ = ÷1.
- 16. Delay values in SYSREF path set to 0.
- 17. This parameter is defined in accordance with JEDEC standard 65.
- 18. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points
- 19. Configuration for SYSREF ext. trigger modes SRG=001: BYP_0 = 0, FBSEL_PLL-0 = 1 (PLL feedback through M₀ and M₁), P₀ = ÷1024, M_0 = +1024, M_1 = +32, Nx = +32, N_S = +16, f_{CLK} = 122.88MHz, delay stages set to 0. For setup and hold time definition, see [Figure 18](#page-76-0).
- 20. Determined by Nx divider in the SYSREF channel: EXT_SYS signal should be sampled at least 4 times by f_{VCO}/Nx . Example: if Nx = ÷32 and using the internal VCO (3932.16MHz), min EXT_SYS pulse width is 32.55ns (4 periods of 122.88MHz).

Table 66. Clock Phase Noise Characteristics, VDDC18_V = 1.8V±0.1V, VDDO18_V = 1.8V±0.1V, VDDC33_V = VDDO33_V = 3.3V±0.1V, TA = -40°C to +95°C (Case) [1][2] (Cont.)

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. f_{VCXO} = 122.88MHz, phase noise characteristics: 10Hz: -65dBc/Hz, 100Hz: -99dBc/Hz, 1kHz: -126dBc/Hz, 10kHz: -148dBc/Hz, 100kHz: -152dBc/Hz.

3. Determined by the input reference clock and the VCXO.

4. PLL-1 loop bandwidth: 190kHz.

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. f_{VCXO} = 491.52MHz, phase noise characteristics: phase noise characteristics: 10Hz: -67dBc/Hz, 100Hz: -101dBc/Hz, 1kHz: -124dBc/Hz, 10kHz: -145dBc/Hz, 100kHz: -153dBc/Hz

3. Determined by the input reference clock and the VCXO.

Table 68. SYSREF Phase Noise, Spurious and Isolation Characteristics, V_{[DDC18_V](#page-85-0)} = 1.8V±0.1V. V_{[DDO18_V](#page-85-1)} = 1.8V±0.1V, $V_{\text{DDC33_V}} = V_{\text{DDO33_V}} = 3.3V \pm 0.1V$, $T_A = -40^{\circ}C$ to $+95^{\circ}C$ (Case)^{[1][2]}

Table 68. SYSREF Phase Noise, Spurious and Isolation Characteristics, V_{DDC18_V} = 1.8V±0.1V. V_{DDO18_V} = 1.8V±0.1V, $V_{\text{DDC33}_V} = V_{\text{DDO33}_V} = 3.3V \pm 0.1V$, $T_A = -40^{\circ}$ C to $+95^{\circ}$ C (Case)^{[1][2]}

1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. f_{VCXO} = 122.88MHz, phase noise characteristics: 10Hz: -65dBc/Hz, 100Hz: -99dBc/Hz, 1kHz: -126dBc/Hz, 10kHz: -148dBc/Hz, 100kHz: -152dBc/Hz

Table 69. Spurious and Isolation Characteristics, V_{DDC18_V} V_{DDC18_V} V_{DDC18_V} = 1.8V±0.1V. V_{DDO18_V} V_{DDO18_V} V_{DDO18_V} = 1.8V±0.1V, V_{DDC33_V} V_{DDC33_V} V_{DDC33_V} = V_{DDO33_V} V_{DDO33_V} V_{DDO33_V} = 3.3V \pm 0.1V, T_A = -40° C to $+95^{\circ}$ C (Case)

Table 69. Spurious and Isolation Characteristics, V_{DDC18_V} = 1.8V±0.1V. V_{DDO18_V} = 1.8V±0.1V, V_{DDC33_V} = V_{DDO33_V} = 3.3V±0.1V, $T_A = -40$ °C to +95°C (Case)

1. Measured differentially with output delay circuits set to 0ns. Q_G delay circuits should be set to greater than zero to minimize spurious signals coupling into neighboring Q_F outputs.

2. Measured as sum of all spurious amplitudes in one side band in the offset frequency range above 500Hz, excluding the harmonics of the fundamental frequency of $n \times f_{\text{SYSREF}}$ (e.g., $n \times 7.68$ MHz)).

3. SYSREF frequencies: 30.72, 15.36, 7.68MHz

Figure 18. Setup And Hold Time Definition for SRG = 001

7. Clock Phase Noise Characteristics

Measurement conditions for phase noise characteristics:

- t_{VCXO} = 122.88MHz, phase noise characteristics: 10Hz: -65dBc/Hz, 100Hz: -99dBc/Hz, 1kHz: -126dBc/Hz, 10kHz: -148dBc/Hz, 100kHz: -152dBc/Hz
- Input frequency: 122.88MHz
- PLL-0 bandwidth: 100Hz
- PLL-1 bandwidth: 190kHz

Figure 19. 983.04MHz Output Phase Noise

Figure 20. 491.52MHz Output Phase Noise

Figure 21. 245.76MHz Output Phase Noise

8. Application Information

8.1 OSC_1 Input Termination (External VCO)

The differential OSC_1/nOSC_1 input is used in applications with an external VCO as oscillator for PLL-1. For signal termination of the external VCO, the OSC_1/nOSC_1 input has two built-in 50Ω termination resistors with its junction connected to the J7 pin. The external VCO can have a differential LVPECL, LVDS, or single-ended sinusoidal waveform output driver. For recommended interfaces, see the following figures.

Figure 22. External VCO 3.3V LVPECL Driver to OSC_1/nOSC_1 Input Interface

Figure 23. External VCO 3.3V LVPECL Driver to OSC_1/nOSC_1 input, Alternative Interface

Figure 24. External VCO LVDS Driver to OSC_1/nOSC_1 Input Interface

Figure 25. External VCO Single-ended Sinusoidal-Driver to OSC_1/nOSC_1 Input Interface

8.2 Termination for Differential Q_y LVPECL Outputs

When the output is configured to LVPECL, the driver is an open-emitter type requiring a DC current path to the termination voltage V_{TT} through the pull-down resistor. [Figure 26](#page-79-0) shows a standard LVPECL driver termination, while [Figure 27](#page-80-0) to [Figure 29](#page-81-0) show alternative terminations. The LVPECL output driver is configurable and the applicable termination voltage V_{TT} depends on the output amplitude setting and output supply voltage V_{[DDO_V](#page-85-4)} (see the V_{TT} and termination resistor value tables below each diagram).

Figure 26. LVPECL Style Termination

Figure 27. Alternative LVPECL Style Termination

Output Supply Voltage	Output Amplitude	R ₁ , R ₃	R2, R4
$V_{DDO V}$ = 1.8V	300mV	360Ω	58.1Ω
	400mV	600Ω	54.5 <omega< td=""></omega<>
	550mV	No-pop	50Ω
	700mV	No-pop	50Ω
$V_{DDO V}$ = 3.3V	300mV	94.2 <omega< td=""><td>106.5Ω</td></omega<>	106.5Ω
	400mV	100Ω	100Ω
	550mV	110Ω	91.7 <omega< td=""></omega<>
	700mV	122.2Ω	84.6Ω

Table 71. Resistor Values for Output Termination in [Figure 27](#page-80-0)

Figure 28. Alternative LVPECL Style Termination

Figure 29. Alternative LVPECL Style Termination

8.3 Termination for Differential Q_y LVDS Outputs

Unlike the LVPECL style driver, the LVDS style driver does not require a board-level pull-down resistor. [Figure 30](#page-82-0) and [Figure 31](#page-82-1) show typical termination examples with DC coupling for the LVDS style driver. A termination example with AC coupling is shown in [Figure 32](#page-82-2). All three of the figures are for LVDS receivers with a high-input impedance (no built-in 100Ω termination).

For receivers with built-in 100Ω termination, see footnote [\[2\]](#page-82-3). The LVDS termination examples in the figures are independent of the output amplitude setting and the output supply voltage V_{DDO-V} .

Figure 30. LVDS Style Driver Termination (DC Coupled)

Figure 31. LVDS Style Alternative Driver Termination (DC Coupled)

Figure 32. LVDS Style Alternative Driver Termination (AC Coupled)[2]

^{2.} For receivers with built-in 100Ω termination that provides its own DC offset (self-bias): Apply the AC-coupled termination shown in [Figure 32](#page-82-2) and do not populate the resistors R1, R2, and R3.

9. Thermal Characteristics

Table 74. Thermal Characteristics for the 100 CABGA Package[1]

1. Standard JEDEC 2S2P multilayer PCB

9.1 Temperature Considerations

The 8V19N880 supports applications in a natural convection environment as long as the junction temperature does not exceed the specified junction temperature, ${\sf T}_{\sf J}$. In applications where the heat dissipates through the PCB, Θ_{JB} is the correct metric to calculate the junction temperature. Ψ_{JB} is the right metric in all other applications where the majority of the heat dissipates through the board (80%) and a minority (20%) through the top of the device. The following calculation uses the junction-to-board thermal characterization parameter Θ_{JB} to calculate the junction temperature, T_J. Care must be taken to not exceed the maximum allowed junction temperature, T_J, of 125°C.

The junction temperature T_J is calculated using the following equation:

 $T_J = T_B + \Theta_{JB} \times P_D$, where

- T^J **=** Junction temperature at steady state condition in (ºC).
- \cdot T_B = Case temperature (Bottom) at steady state condition in (°C).
- \cdot Θ_{JB} = Thermal characterization parameter to report the difference between TJ and TB
- \cdot P_{TOT} = Total power dissipation (W)

8V19N880 Maximum power dissipation scenario: With the maximum allowed junction temperature, the maximum device power consumption and at the maximum supply voltages, the maximum supported board temperature can be determined. In this example, the device is configured as described in test case 1 in [Table 60](#page-65-0).

• Total device power dissipation: $P_{TOT} = 2.71W$

In this scenario and with the Θ_{JB} thermal model, the maximum supported board temperature is:

- \cdot T_{B, MAX} = T_{J, MAX} Θ_{JB} × P_{TOT}
- $T_{B, MAX}$ = 125°C 8.24°C/W × 2.71W
- $T_{B, MAX} = 102.6$ °C

From the above calculation example at the maximum power dissipation, the board temperature must be kept below 102.6ºC. The board layout must have sufficient path for heat release through the whole board.

8V19N880 Application power dissipation scenarios: Applications may use device settings that result in a lower power dissipation than the maximum power scenario. The 8V19N880 is a multi-functional, high-speed device that targets a variety of applications. Since this device is highly programmable with a broad range of settings and configurations, the power consumption will vary as settings and configurations are changed. [Table 75](#page-84-0) shows the typical current consumption and total device power consumption along with the junction temperature for the 2 test cases shown in [Table 60](#page-65-0). The table also displays the maximum board temperature for the Θ_{JB} model.

		Device	θ_{JB} Thermal Model	
Test Case		P_{TOT}	$T_J^{[1]}$	$T_{B,MAX}[2]$
Table 60	Output Configuration	W	℃	°C
	Clocks: LVPECL, 550mV SYSREF: LVDS, 500mV	2.71	117.3	102.6
	Clocks: LVPECL, 550mV SYSREF: power-down	2.07	112.1	107.9

Table 75. Typical Device Power Dissipation and Junction Temperature

1. Junction temperature for a board temperature of $T_B = 95^{\circ}C$

2. $\,$ Maximum board temperature for a junction temperature of T $_{\textrm{\scriptsize{J}}}$ < 125°C.

Figure 33. Assembly for Exposed Pad Thermal Release Path - Side View (Drawing not to scale)

10. Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without revision of this document.

11. Ordering Information

12. Marking Diagram

13. Glossary

14. Revision History

CABGA-100, Package Outline Drawing

11.0 x 11.0 x 1.1 mm Body, 1.0mm Pitch BDG100D1, PSC-4491-01, Rev 00, Page 1

RENESAS

CABGA-100, Package Outline Drawing

11.0 x 11.0 x 1.1 mm Body, 1.0mm Pitch BDG100D1, PSC-4491-01, Rev 00, Page 2

RECOMMENDED LAND PATTERN DIMENSION

NOTES:

1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES 2. TOP DOWN VIEW ON PCB 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/