

Fig. 1


Typical Transfer Characteristics
 $V_{DS} = 50V$, $PW = 15\mu S$


Fig. 2


Typical Output Characteristics


Fig. 3


Gate Charge vs. Gate-to-Source Voltage
 $V_{DS} = 250V$, $I_D = 22A$


Fig. 4


Extended Typical Output Characteristics


Fig. 5



 V_{DS} vs. Capacitance


Fig. 6 Package Drawing



501N44A DE-SERIES SPICE Model (Preliminary)

The DE-SERIES SPICE Model is illustrated in Figure 7. The model is an expansion of the SPICE level 3 MOSFET model. It includes the stray inductive terms L_G , L_S and L_D . R_d is the $R_{DS(ON)}$ of the device, R_{DS} is the resistive leakage term. The output capacitance, C_{OSS} , and reverse transfer capacitance, C_{RSS} are modeled with reversed biased diodes. This provides a varactor type response necessary for a high power device model. The turn on delay and the turn off delay are adjusted via R_{ON} and R_{OFF} .




Figure 7 DE-SERIES SPICE Model

This SPICE model may be downloaded as a text file from the IXYSRF web site at

http://www.ixysrf.com/products/switch_mode.html

<http://www.ixysrf.com/spice/de475-501n44a.html>

Net List:

```

.SUBCKT 501N44A 10 20 30
* TERMINALS: D G S
* 500 Volt 44 Amp 0.13 ohm N-Channel Power MOSFET
* REV.A 01-09-02
M1 1 2 3 3 DMOS L=1U W=1U
RON 5 6 0.3
DON 6 2 D1
ROF 5 7 .1
DOF 2 7 D1
D1CRS 2 8 D2
D2CRS 1 8 D2
CGS 2 3 5.2N
RD 4 1 0.13
DCOS 3 1 D3
RDS 1 3 5.0MEG
LS 3 30 .5N
LD 10 4 1N
LG 20 5 1N
.MODEL DMOS NMOS (LEVEL=3 VTO=3.0 KP=3.8)
.MODEL D1 D (IS=.5F CJO=1P BV=100 M=.5 VJ=.6 TT=1N)
.MODEL D2 D (IS=.5F CJO=400P BV=500 M=.4 VJ=.6 TT=400N RS=10M)
.MODEL D3 D (IS=.5F CJO=900P BV=500 M=.3 VJ=.4 TT=400N RS=10M)
.ENDS

```

Doc #9200-0248 Rev 6
 © 2009 IXYS RF

An **IXYS Company**
 2401 Research Blvd., Suite 108
 Fort Collins, CO USA 80526
 970-493-1901 Fax: 970-493-1903
 Email: sales@ixyscolorado.com
 Web: <http://www.ixyscolorado.com>