
Vishay Siliconix



E Series Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V) at T _J max.	550					
R _{DS(on)} max. at 25 °C (Ω)	$V_{GS} = 10 V$	0.380				
Q _g max. (nC)	50					
Q _{gs} (nC)	6					
Q _{gd} (nC)	c) 10					
Configuration Single						



FEATURES

- Low figure-of-merit (FOM) Ron x Qg
- Low input capacitance (Ciss)
- Reduced switching and conduction losses
- Low gate charge (Q_a)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Computing
 - PC silver box / ATX power supplies
- Lighting
 - Two stage LED lighting
- Consumer electronics
- Applications using hard switched topologies
 - Power factor correction (PFC)
 - Two switch forward converter
 - Flyback converter
- Switch mode power supplies (SMPS)

ORDERING INFORMATION Package D²PAK (TO-263) Lead (Pb)-free and Halogen-free SiHB12N50E-GE3

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	500	v
Gate-Source Voltage			V _{GS}	± 30	v
Continuous Drain Current (T 150 °C)	V _{GS} at 10 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	- I _D	10.5	
Continuous Drain Current ($T_J = 150 \ ^{\circ}C$)	V _{GS} at 10 V	T _C = 100 °C		6.6	А
Pulsed Drain Current ^a	I _{DM}	21			
Linear Derating Factor		0.91	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	103	mJ		
Maximum Power Dissipation	PD	114	W		
Operating Junction and Storage Temperature Ran	T _J , T _{stg}	-55 to +150	°C		
Drain-Source Voltage Slope V _{DS} = 0 V to 80 % V _{DS}			d\//dt	70	1//20
Reverse Diode dV/dt ^d	dV/dt	27	V/ns		
Soldering Recommendations (Peak Temperature)	o for	10 s		300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω , I_{AS} = 2.7 A.

c. 1.6 mm from case.

d. $I_{SD} \leq I_D$, dl/dt = 100 A/µs, starting T_J = 25 °C.

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.1	C/W			

S15-0278-Rev. B, 23-Feb-15

For technical questions, contact: hvm@vishay.com

Document Number: 91632



COMPLIANT HALOGEN

1



Vishay Siliconix

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static		•				•	•
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	500	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.60	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Onto Course Logicano	I _{GSS}		-	-	± 100	nA	
Gate-Source Leakage			$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μA
Zava Cata Vialtaga Dirain Current		V _{DS} =	= 500 V, V _{GS} = 0 V	-	-	1	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 V	V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C			10	μA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 6 A	-	0.330	0.380	Ω
Forward Transconductance	g fs	V _{DS}	s = 30 V, I _D = 6 A	-	3.1	-	S
Dynamic		•		•	•	•	
Input Capacitance	C _{iss}		-	886	-	pF	
Output Capacitance	C _{oss}		-	52	-		
Reverse Transfer Capacitance	C _{rss}		-	6	-		
Effective Output Capacitance, Energy Related ^a	C _{o(er)}		-	45	-		
Effective Output Capacitance, Time Related ^b	C _{o(tr)}	$V_{DS} = 0$ V to 400 V, $V_{GS} = 0$ V		-	131		-
Total Gate Charge	Qq			-	25	50	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 6 A, V _{DS} = 400 V	-	6	-	
Gate-Drain Charge	Q _{gd}			-	10	-	
Turn-On Delay Time	t _{d(on)}			-	13	26	
Rise Time	t _r	$V_{DD} = 400 \text{ V}, \text{ I}_D = 6 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_g = 9.1 \Omega$		-	16	32	ns
Turn-Off Delay Time	t _{d(off)}			-	29	58	
Fall Time	t _f		3	-	12	24	-
Gate Input Resistance	Rg	f = 1 MHz, open drain		-	0.92	-	Ω
Drain-Source Body Diode Characteristic	S	•		•	•	•	•
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol		-	10.5	
Pulsed Diode Forward Current	I _{SM}	integral revers p - n junction	-	-	21	A	
Diode Forward Voltage	V _{SD}	T _J = 25 °C	-	-	1.2	V	
Reverse Recovery Time	t _{rr}			-	244	-	ns
Reverse Recovery Charge	Q _{rr}	$T_J = 2$	$T_J = 25 ^{\circ}C, I_F = I_S = 6 A,$		2.5	-	μC
Reverse Recovery Current	I _{BBM}	$dI/dt = 100 \text{ A}/\mu \text{s}, \text{V}_{\text{R}} = 25 \text{ V}$		-	19	-	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} . b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - C_{oss} and E_{oss} vs. V_{DS}

3

Document Number: 91632

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Typical Source-Drain Diode Forward Voltage






Fig. 10 - Maximum Drain Current vs. Case Temperature





Fig. 11 - Temperature vs. Drain-to-Source Voltage

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix








Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit

Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

S15-0278-Rev. B, 23-Feb-15

5 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 91632


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



SHAY

Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5 V$ for logic level devices

Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91632.

TO-263AB (HIGH VOLTAGE)

∕3

ВH B 4

A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

		→ ←	-2 x b2 2 x b ⊕0.010@A(P	DB Lating (c) (c) (c) (c) (c) (c) (b, b) <u>Section B -</u> Scale	$c \rightarrow \bullet$ $\pm 0.004 \textcircled{0} B$ Base $d \rightarrow d \rightarrow$	• •	scale 8:1 $E \rightarrow D \rightarrow $			
	MILLIMETERS		INC	CHES			MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MA
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.4
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b1	0.51	0.89	0.020	0.035		е	2.54 BSC		0.100 BSC	
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.6
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.1
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.0
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.0
c2	1.14	1.65	0.045	0.065		L3	0.25	0.010 BSC		

Α

ECN: S-82110-Rev. A, 15-Sep-08 DWG: 5970

8.38

Notes

D

9.65

0.330

0.380

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

L4

5.28

0.188

4.78

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.



H

A1

B

Gauge plane 0° tọ 8°

L3

Detail "A" Rotated 90° CW

coolo 8.1

Vishay Siliconix

Seating plane

MAX.

0.420

-

0.625

0.110 0.066


0.070

0.208

^{1.} Dimensioning and tolerancing per ASME Y14.5M-1994.



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.