MPQ4314



45V, 4A, Low-I_Q, Synchronous Step-Down Converter with Frequency Spread Spectrum, AEC-Q100 Qualified

DESCRIPTION

The MPQ4314 is a configurable-frequency, synchronous, step-down switching regulator with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). It provides up to 4A highly efficient output current (I_{OUT}) with current mode control for fast loop response.

The wide 3.3V to 45V input voltage (V_{IN}) range accommodates a variety of step-down applications in automotive input environments. A 1.7 μ A shutdown mode quiescent current allows the device to be used in battery-powered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency (f_{SW}) under light-load conditions to reduce the switching and gate driver losses.

An open-drain power good (PG) signal indicates whether the output is within 95% to 105% of its nominal voltage.

Frequency foldback helps prevent inductor current runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. High-duty cycle and low-dropout mode are provided for automotive cold crank conditions.

The MPQ4314 is available in a QFN-20 (4mmx4mm) package.

MPQ4314 FAMILY VERSIONS

Part Number	l _{out}	Package
MPQ4312	2A	
MPQ4313	3A	
MPQ4314	4A	QFN-20
MPQ4315	5A	(4mmx4mm) WF (1)
MPQ4316	6A	
MPQ4317	7A	

Note:

1) WF means wettable flank.

FEATURES

- Wide 3.3V to 45V Operating Input Voltage (V_{IN}) Range
- 4A Continuous Output Current (I_{OUT})
- 1.7μA Low Shutdown Supply Current (I_{SHDN})
- 18µA Sleep Mode Quiescent Current (IQ)
- Internal $48m\Omega$ High-Side MOSFET (HSFET) and $20m\Omega$ Low-Side MOSFET (LSFET)
- 350kHz to 1000kHz Programmable Switching Frequency (f_{SW}) for Car Battery Applications
- Synchronize to External Clock
- Out-of-Phase Synchronized Clock Output
- Fixed Output Options: 3.3V
- Frequency Spread Spectrum (FSS) for Low EMI
- Symmetric V_{IN} for Low EMI
- Power Good (PG) Output
- External Soft Start (SS)
- 100ns Minimum On Time
- Selectable Advanced Asynchronous Modulation (AAM) Mode or Forced Continuous Conduction Mode (FCCM)
- Low-Dropout Mode
- Hiccup Over-Current Protection (OCP)
- Available in a QFN-20 (4mmx4mm) Package
- Available in a Wettable Flank Package
- Available in AEC-Q100 Grade 1

APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Advanced Driver Assistance Systems (ADAS)
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

10

0

0.1



TYPICAL APPLICATION




Figure 1: Adjustable-Output Version




Figure 2: Output Fixed Version

$V_{OUT} = 5V$, $f_{SW} = 470$ kHz, $L = 4.7\mu$ H (DCR = $15m\Omega$), AAM mode 100 90 80 70 **EFFICIENCY (%)** 60 50 40 30 Vin=12V 20 Vin=24V Vin=36V

10

LOAD CURRENT (mA)

Vin=45V

1000 4000

100

Efficiency vs. Load Current

11/3/2021



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating**
MPQ4314GRE-AEC1***	QFN-20 (4mmx4mm)	See Below	1
MPQ4314GRE-33-AEC1***	QFN-20 (4mmx4mm)	See Below	1

^{*} For Tape & Reel, add suffix -Z (e.g. MPQ4314GRE-AEC1-Z).

TOP MARKING

MPSYWW


MP4314

LLLLLL

Е

MPS: MPS prefix Y: Year code WW: Week code MP4314: Part number LLLLL: Lot number E: Wettable flank

PACKAGE REFERENCE



^{**} Moisture Sensitivity Level Rating

^{***} Wettable Flank



PIN FUNCTIONS

Pin#	Name	Description
1	MODE	AAM or FCCM select pin. Pull this pin high to make the MPQ4314 operate in forced continuous conduction mode (FCCM). Pull it low to make the MPQ4314 operate in advanced asynchronous modulation (AAM) mode under light loads. Do not float this pin.
2	SYNCIN	SYNC input. Apply a 350kHz to 1000kHz clock signal to the SYNCIN pin to synchronize the internal oscillator frequency to the external clock. This pin has an internal high impedance. Do not float this pin. If using the SYNCIN pin, ensure that the external SYNC clock has adequate pull-up and pull-down capability. It is recommended to place a $\leq\!51k\Omega$ resistor between the SYNCIN pin and GND if the external SYNC clock's pull-down capability is not sufficient, or if the pin enters a high-impedance (Hi-Z) state.
3, 12	VIN	Input supply. VIN supplies power to all of the internal control circuitry, as well as the power MOSFET connected to SW. To minimize switching spikes, it is recommended to connect a decoupling capacitor from VIN to ground, as close to VIN as possible.
4, 5, 10, 11	PGND	Power ground.
6	BST	Bootstrap. BST is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between this pin and SW. See the Application Information section on page 33 to calculate the size of this capacitor.
7, 8	SW	Switch node. SW is the output of the internal power MOSFET.
9	EN	Enable. Pull the EN pin below the specified threshold (0.85V) to shut down the chip. Pull the EN pin above the specified threshold (1V) to enable the chip.
13	SYNCO	SYNC output. This pin can output a clock signal 180° out-of-phase with the internal oscillator signal, or opposite of the clock signal applied at the SYNCIN pin. Float this pin if it is not used.
14	PG	Power good (PG) indicator. This pin has an open-drain output. A pull-up resistor connected to the power source is required if this pin is used. PG goes high if the output voltage (Vout) is within 95% to 105% of the nominal voltage. PG goes low if Vout is above 106.5% or below 93.5% of the nominal voltage.
15	NC	Not connected. Float this pin.
16	VCC	Bias supply. This pin supplies power to the internal control circuit and gate drivers. A decoupling capacitor to ground must be placed close to this pin. See the Application Information section on page 33 to calculate the size of this capacitor.
17	AGND	Analog ground.
18	FB	Feedback input. To set V_{OUT} , connect FB to the center point of the external resistor divider between the output and AGND. The feedback threshold voltage (V_{FB}) is 0.815V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces.
19	SS	Soft start (SS) input. Place a capacitor from SS to GND to set the soft-start time (tss). The MPQ4314 sources 13μ A from SS to the soft-start capacitor (Css) at start-up. As the SS voltage (Vss) rises, VFB increases to limit the inrush current during start-up.
20	FREQ	Switching frequency configuration. Connect a resistor from this pin to ground to set the switching frequency. To set the frequency, see the fsw vs. Rfreq curve on page 15.



ABSOLUTE MAXIMUM RATINGS (2) V_{IN}, EN.....-0.3V to +50V SW-0.3V to $V_{IN(MAX)}$ +0.3V BSTV_{SW} + 5.5V All other pins.....-0.3V to +5.5V Continuous power dissipation ... $(T_A = 25^{\circ}C)^{(3)(5)}$ QFN-20 (4mmx4mm)......5.4W Operating junction temperature......150°C Storage temperature.....-65°C to +150°C ESD Ratings Human body model (HBM)±2kV Charged device model (CDM).....±750V **Recommended Operating Conditions** Supply voltage (V_{IN}) 3.3V to 45V Output voltage (V_{OLIT}) 0.815 to 0.95 x V_{IN} Operating junction temp (T_J) -40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}$ JC
QFN-20 (4mmx4mm)		
JESD51-7 ⁽⁴⁾	44	9°C/W
EVQ4314-R-00A (5)	23	2.5°C/W

Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 5) Measured on an MPS standard EVB, 4-layer (9cmx9cm) PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +125°C, typical values are at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		2.8	3	3.2	V
V _{IN} UVLO falling threshold	VIN_UVLO_ FALLING		2.5	2.7	2.9	٧
V _{IN} UVLO hysteresis	V _{IN_UVLO_HYS}			280		mV
VCC voltage	Vcc	Ivcc = 0A	4.6	4.9	5.2	V
VCC regulation		Ivcc = 30mA		1	4	%
VCC current limit	ILIMIT_VCC	V _{CC} = 4V	100			mA
V _{IN} quiescent current	ΙQ	FB = 0.85V, no load, (sleep mode)		18	26	μA
		$\begin{aligned} &\text{MODE} = \text{GND (AAM mode)}, \\ &\text{switching, no load,} \\ &\text{R}_{\text{FB_UP}} = 1 M \Omega, \\ &\text{R}_{\text{FB_DOWN}} = 316 k \Omega \end{aligned}$		20		μA
V_{IN} quiescent current (switching) $_{(6)}$	IQ_ACTIVE	MODE = high (FCCM), switching, fsw = 2MHz, no load		40		mA
		MODE = high (FCCM), switching, f _{SW} = 470kHz, no load		9.5		mA
V _{IN} shutdown current	Ishdn	EN = 0V		1.7	3.5	μΑ
CD reference voltage	\/	$V_{IN} = 3.3V$ to 45V, $T_J = 25^{\circ}C$	0.807	0.815	0.823	V
FB reference voltage	V_FB	V _{IN} = 3.3V to 45V	0.799	0.815	0.831	V
Output voltage accuracy	V/	T _J = 25°C	3234	3300	3366	mV
(MPQ4314-33)	Vout		3201	3300	3399	mV
FB current	I _{FB}	V _{FB} = 0.85V, adjustable- output version	-50	0	+50	nA
Cwitching from Landy	f	$R_{FREQ} = 62k\Omega$	420	470	520	kHz
Switching frequency	fsw	$R_{FREQ} = 26.1k\Omega$	820	1000	1180	kHz
Minimum on time (6)	ton_min			100		ns
Minimum off time (6)	toff_min			80		ns
SYNCIN voltage rising threshold	Vsync_rising		1.8			V
SYNCIN voltage falling threshold	VSYNC_FALLING				0.4	V
SYNCIN clock range	fsync	External clock	350		1000	kHz
SYNCO high voltage	Vsynco_high	Isynco = -1mA	3.3	4.5		V
SYNCO low voltage	V _{SYNCO_LOW}	Isynco = 1mA			0.4	V
SYNCO phase shift		Tested under SYNCIN		180		deg
HS current limit	I _{LIMIT}	Duty cycle = 30%	6.4	8	9.6	Α
LS valley current limit	ILIMIT_VALLEY		4.8	6	7.2	Α



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +125°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Zero-current detection (ZCD) current	Izco	AAM mode	-0.15	0.1	0.35	Α
Low-side (LS) reverse current limit	I _{LIMIT_REVERSE}	FCCM	2	4.5	7	Α
Switch leakage current	Isw_Lkg			0.01	1	μΑ
High-side MOSFET (HS-FET) on resistance	R _{ON_HS}	$V_{BST} - V_{SW} = 5V$		48	80	mΩ
Low-side MOSFET (LS-FET) on resistance	Ron_ls	Vcc = 5V		20	40	mΩ
Soft-start current	Iss	$V_{SS} = 0V$	8	13	19	μΑ
EN rising threshold	V _{EN_RISING}		0.8	1	1.2	V
EN falling threshold	V _{EN_FALLING}		0.65	0.85	1.05	V
EN hysteresis voltage	V _{EN_HYS}			190		mV
MODE rising threshold	V _{MODE_RISING}		1.8			V
MODE falling threshold	VMODE_FALLING				0.4	V
PG rising threshold (V _{FB} / V _{REF})	PG _{RISING}	V _{FB} rising	92%	95%	98%	
ransing theshold (VFB / VREF)	FURISING	V _{FB} falling	102%	105%	108%	V_{REF}
PG falling threshold (V _{FB} / V _{REF})	PGFALLING	V _{FB} falling	90.5%	93.5%	96.5%	VREF
regianing threshold (VFB / VREF)	P GFALLING	V _{FB} rising	103.5%	106.5%	109.5%	
PG output voltage low	V_{PG_LOW}	$I_{SINK} = 1mA$		0.1	0.3	V
PG rising delay	tpg_r_delay			35		μs
PG falling delay	tpg_f_delay			35		μs
Thermal shutdown (6)	T _{SD}			170		°C
Thermal shutdown hysteresis (6)	T _{SD_HYS}			20		°C

Note:


⁶⁾ Derived from bench testing characterization. Not tested in production.




TYPICAL CHARACTERISTICS

 $V_{IN} = 12V$, $T_J = -40$ °C to +125°C, unless otherwise noted.


Quiescent Current vs. Temperature




Feedback Voltage vs. Temperature




Current Limit vs. Temperature




Valley Current Limit vs. Temperature



Reverse Current Limit vs. Temperature



VIN UVLO Threshold vs. Temperature







TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40$ °C to +125°C, unless otherwise noted.


EN UVLO Threshold vs. Temperature




PG Rising and Falling Thresholds vs. **Temperature**




VIN Shutdown Current vs. Temperature




HS-FET On Resistance vs. Temperature



LS-FET On Resistance vs. **Temperature**



V_{CC} vs. Temperature







TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40$ °C to +125°C, unless otherwise noted.


Soft-Start Current vs. Temperature



Zero-Current Detection vs. Temperature




Switching Frequency vs. Temperature




© 2021 MPS. All Rights Reserved.




TYPICAL PERFORMANCE CHARACTERISTICS

































 $V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 4A$, $L = 4.7 \mu H^{(7)}$, $f_{SW} = 470 kHz$, $T_A = 25 °C$, unless otherwise noted. (8)

CISPR25 Class 5 Peak Conducted Emissions


150kHz to 108MHz



CISPR25 Class 5 Peak Radiated


150kHz to 30MHz

Emissions




CISPR25 Class 5 Peak Radiated Horizontal

30MHz to 1GHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz



CISPR25 Class 5 Average Radiated Horizontal

30MHz to 1GHz






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 4A$, $L = 4.7 \mu H^{(7)}$, $f_{SW} = 470 kHz$, $T_A = 25 ^{\circ}C$, unless otherwise noted. (8)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions


Vertical, 30MHz to 1GHz




Notes:

- 7) Inductor part number: XAL6060-472MEC. DCR = $15m\Omega$.
- 8) The EMC test results are based on the application circuit with EMI filters (see Figure 14 on page 35).


















 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, f_{SW} = 470kHz, AAM mode, T_A = 25°C, unless otherwise noted.




© 2021 MPS. All Rights Reserved.
















FUNCTIONAL BLOCK DIAGRAM




Figure 3: Functional Block Diagram (Adjustable-Output Version)



FUNCTIONAL BLOCK DIAGRAM (continued)




Figure 4: Functional Block Diagram (3.3V Fixed-Output Version)

11/3/2021



TIMING SEQUENCE




Figure 5: Timing Sequence



OPERATION

The MPQ4314 is a synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). The device provides 4A of highly efficient output current (I_{OUT}) with current mode control.

The MPQ4314 features a wide input voltage (V_{IN}) range, configurable switching frequency (f_{SW}), external soft start (SS), and a precise current limit. The device's low operational quiescent current (I_Q) makes it well-suited for battery-powered applications.

PWM Control

At moderate to high output currents, the MPQ4314 operates with fixed-frequency, peak current control to regulate the output voltage (V_{OUT}) . A PWM cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on, and remains on until its current reaches the value set by the internal COMP voltage (V_{COMP}) . The HS-FET stays on for at least 100ns.

When the HS-FET is off, the LS-FET immediately turns on, and stays on until the next cycle starts. The LS-FET remains on for at least 80ns before the next cycle starts.

If the current in the HS-FET does not reach the value set by COMP within one PWM period, then the HS-FET remains on, which saves a turn-off operation. The HS-FET is forced off if it stays on for about 10µs, even if it does not reach the value set by COMP.

Light-Load Operation

Under light-load conditions, the MPQ4314 can work in two different operation modes based on the MODE pin.

The MPQ4314 works in forced continuous conduction mode (FCCM) when the MODE pin is pulled above 1.8V. In FCCM, the device works with a fixed frequency from no-load to full-load conditions. The advantage of FCCM is its controllable frequency and lower output ripple under light loads.

The MPQ4314 works in advanced asynchronous modulation (AAM) mode when the MODE pin is pulled below 0.4V. AAM mode optimizes

efficiency under light-load and no-load conditions.

When AAM mode is enabled, the MPQ4314 enters asynchronous operation while the inductor current (I_L) approaches 0A under light loads (see Figure 6). If the load is further decreased or there is no load, V_{COMP} drops to the set value, and the MPQ4314 enters AAM mode.




Figure 6: AAM Mode and FCCM

In AAM mode, the internal clock resets when V_{COMP} crosses the set value. The crossover time is used as a benchmark for the next clock. When the load increases and V_{COMP} exceeds the set value, the device operates in discontinuous conduction mode (DCM) or CCM, which both have a constant f_{SW} .

Error Amplifier (EA)

The error amplifier (EA) compares the FB pin voltage (V_{FB}) to the internal reference voltage (V_{REF} , about 0.815V), and outputs a current that is proportional to the difference between the voltages. This current charges the compensation network to form V_{COMP} , which controls the power MOSFET current.

During normal operation, the minimum V_{COMP} is clamped to 0.9V, and its maximum is clamped to 2.0V. COMP is internally pulled down to GND when the device shuts down.

Internal Regulator VCC

The internal 4.9V regulator (VCC) powers most of the internal circuitry. This regulator uses V_{IN} as the input and operates in the full V_{IN} range. When V_{IN} exceeds 4.9V, VCC is in full regulation. When V_{IN} is below 4.9V, the VCC output degrades.

Bootstrap (BST) Charging

The bootstrap (BST) capacitor (C_{BST}) is charged and regulated to about 5V by the dedicated internal BST regulator. When the voltage



between the BST and SW nodes drops below its regulated value, a P-channel MOSFET pass transistor connected from VCC to BST turns on to charge C_{BST}. The external circuit should provide enough voltage headroom to facilitate charging. When the HS-FET is on, BST exceeds VCC, which means that C_{BST} cannot be charged.

Under higher duty cycles, there is less time for C_{BST} to charge, so it may not be charged sufficiently. If the external circuit has an insufficient voltage (or not enough time) to charge C_{BST} , use additional external circuitry to ensure that the bootstrap voltage (V_{BST}) remains in the normal operation range.

Low-Dropout Mode and BST Refresh

To improve dropout, the MPQ4314 is designed to operate at close to 100% duty cycle when the difference between the voltages on the BST and SW pins exceeds 2.5V. When the voltage from BST to SW drops below 2.5V, the HS-FET turns off using an under-voltage lockout (UVLO) circuit. This allows the LS-FET to conduct and refresh the charge on C_{BST} . In DCM or pulse-skip mode (PSM), the LS-FET is forced on to refresh V_{BST} .

Since the supply current sourced from C_{BST} is low, the HS-FET can remain on for more switching cycles than are required to refresh the capacitor. As a result, the effective duty cycle of the switching regulator is high.

The regulator's effective duty cycle during dropout is mainly influenced by the voltage drop across the power MOSFET, the inductor resistance, the low-side diode, and the PCB resistance.

Enable Control

EN is a digital control pin that turns the regulator on and off.

Enabled by an External Logic (High/Low) Signal

When EN is pulled below its falling threshold voltage (about 0.85V), the chip operates in its lowest shutdown current mode. Force EN above its rising threshold voltage (about 1V) to turn the MPQ4314 on.

Configurable V_{IN} Under-Voltage Lockout (UVLO)

When V_{IN} is sufficiently high, the chip can be enabled and disabled via the EN pin. With an

internal current source, the circuit can generate a configurable V_{IN} UVLO threshold and hysteresis. Use resistor dividers to set the EN voltage (see Figure 7).




Figure 7: Enable Divider Circuit

Configurable Switching Frequency (f_{Sw}) and Foldback

The MPQ4314's oscillating frequency can be configured via an external resistor (Rfreq) connected from the FREQ pin to ground, or by a logic level SYNC signal.

To set fsw, select Rfreq using the fsw vs. Rfreq curve on page 15. Note that when fsw is set high, it may fold back at high input voltages to avoid triggering a minimum on time and forcing the output out of regulation.

The fsw for car battery applications is between 350 kHz and 1000 kHz. Table 1 lists the recommended Rfreq values for common frequencies. Higher frequencies can be used in applications that do not have a critical switching frequency limit, as well as applications with a low, stable V_{IN} .

Table 1: RFREQ vs. fSW

R_{FREQ} (k Ω)	f _{SW} (kHz)
86.6	350
80.6	380
75	410
62	470
59	500
54.9	530
49.9	590
45.3	640
41.2	700
37.4	760
34	830
30.9	910
28.7	960
26.1	1000



Frequency Spread Spectrum

The MPQ4314 uses a 12kHz modulation frequency with a fixed 128-step triangular profile to spread the internal oscillator frequency across a 20% (±10%) window (see Figure 8). The steps are fixed and independent of the set oscillator frequency, which optimizes the frequency spread spectrum (FSS) performance.




Figure 8: Spread Spectrum Scheme

Side bands are created by modulating f_{SW} with a triangle modulation waveform. This reduces the emission power of the fundamental f_{SW} , as well as its harmonics, which then reduces peak EMI noise.

Soft Start (SS)

Soft start (SS) is implemented to prevent the converter's V_{OUT} from overshooting during startup.

When SS begins, an internal current source begins charging the external soft-start capacitor (C_{SS}). When the soft-start voltage (V_{SS}) is below the internal reference voltage (V_{REF}), V_{SS} overrides V_{REF} , so the EA uses V_{SS} as the reference. When V_{SS} exceeds V_{REF} , the EA uses V_{REF} as the reference.

C_{SS} can be calculated using Equation (1):

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{RFF}(V)} = 13.5 \times t_{SS}(ms)$$
 (1)

The SS pins can be used for tracking and sequencing.

Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} - 150mV during start-up, this means that the output has a pre-biased voltage. In the scenario, the HS-FET and LS-FET do not turn on until V_{SS} exceeds V_{FB} .

Thermal Shutdown

Thermal shutdown is implemented to protect the chip from thermal runaway. If the silicon die temperature exceeds its upper threshold (typically 170°C), the device shuts down the power MOSFETs. Once the temperature falls

below the lower threshold (150°C), the chip is reenabled and resumes normal operation.

Current Comparator and Current Limit

The power MOSFET's current is accurately sensed via a current-sense MOSFET. This current is then fed to the high-speed current comparator for current mode control. The current comparator uses this sensed current as one of its inputs.

When the HS-FET turns on, the comparator is blanked until the end of the turn-on transition to mitigate noise. The comparator compares the power MOSFET's current to the value set by V_{COMP} . When the sensed current exceeds the value set by COMP, the comparator outputs low to turn off the HS-FET. The internal power MOSFET's maximum current is internally limited cycle by cycle.

Hiccup Protection

If the output is shorted to ground, V_{OUT} may drop below 70% of its nominal output. If this occurs, the MPQ4314 shuts down momentarily and begins discharging C_{SS} . The device restarts with a full soft start when C_{SS} is fully discharged. This process repeats until the fault is removed.

Start-Up and Shutdown

If both V_{IN} and EN exceed their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer keeps the power MOSFET off for about 50µs to blank any start-up glitches. When the SS block is enabled, the SS output stays low to ensure that the remaining circuitries are ready before slowly ramping up.

Three events can shut down the chip: EN going low, V_{IN} going low, and thermal shutdown. When shutdown is initiated, the signaling path is first blocked to avoid any fault triggering. Next, V_{COMP} and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.



Power Good (PG) Output

The MPQ4314 includes an open-drain power good (PG) output. If using the PG pin, connect it to a power source using a pull-up resistor. PG goes high if V_{OUT} is within 95% to 105% of the nominal voltage. PG goes low if V_{OUT} is above 106.5% or below 93.5% of the nominal voltage.

SYNCIN and SYNCO

f_{SW} can be synchronized to the rising edge of the clock signal applied at SYNCIN. The recommended SYNCIN frequency range is 350kHz to 1000kHz. Ensure that SYNCIN's off time is shorter than the internal oscillator period. Otherwise, the internal clock may turn on the HSFET before the rising edge of SYNCIN.

There is no limit for the SYNCIN pulse width, but there is always parasitic capacitance on the pad. If the pulse width is too short, a clear rising and falling edge may not be achieved due to the parasitic capacitance. It is recommended to make the pulse longer than 100ns.

When using SYNCIN in AAM mode, drive SYNCIN below its specified threshold (about 0.4V), or float the SYNCIN pin before starting up the MPQ4314. Then add the external SYNCIN clock. Connect a resistor from SYNCIN to GND to avoid floating SYNCIN when using this function. It recommended to use a $10k\Omega$ to $51k\Omega$ resistor.

The SYNCO pin provides a default 180° phase-shifted clock for the internal oscillator. If there is no external SYNCIN clock, SYNCO can provide a clock that is phase-shifted 180° compared to the internal clock.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider connected to FB sets V_{OUT} (see Figure 9).




Figure 9: Feedback Network

Calculate R_{FB2} with Equation (2):

$$R_{FB2} = \frac{R_{FB1}}{\frac{V_{OUT}}{0.815V} - 1}$$
 (2)

Tab 2 lists the recommended feedback resistor values for common output voltages.

Table 2: Recommended Resistor Values for Output Voltages

V _{OUT} (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)
3.3	100 (1%)	32.4 (1%)
5	100 (1%)	19.6 (1%)

Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, use a $4.7\mu\text{F}$ to $10\mu\text{F}$ capacitor. It is strongly recommended to use another, lower-value capacitor (e.g. $0.1\mu\text{F}$) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. Estimate the RMS current in the input capacitor (I_{CIN}) with Equation (3):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (3)

The worst-case condition occurs at $V_{IN} = 2 x V_{OUT}$, calculated with Equation (4):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) as close to the device as possible.

When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent an excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (5)

Selecting the Output Capacitor

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple (ΔV_{OUT}) can be calculated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
 (6)

Where L is the inductance, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple (ΔV_{OUT}) can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (7)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output voltage



ripple (ΔV_{OUT}) can be calculated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
 (8)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4314 can be optimized for a wide range of capacitance and ESR values.

Selecting the Inductor

A 1 μ H to 10 μ H inductor with a DC current rating at least 25% greater than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, also has a larger physical size, higher series resistance, and lower saturation current. A good rule to determine the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance (L) can be estimated with Equation (9):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{I}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (9)

Where ΔI_L is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current (I_{LP}) can be calculated with Equation (10):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (10)$$

V_{IN} Under-Voltage Lockout (UVLO) Setting

The MPQ4314 has an internal fixed undervoltage lockout (UVLO) threshold. The rising threshold is 3V, and the falling threshold is about 2.7V. For applications that require a higher UVLO point, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 10).




Figure 10: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (11) and Equation (12), respectively:

$$V_{\text{IN_UVLO_RISING}} = (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}}) \times V_{\text{EN_RISING}}$$
 (11)

$$V_{\text{IN_UVLO_FALLING}} = (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}}) \times V_{\text{EN_FALLING}} \text{ (12)}$$

Where V_{EN RISING} is 1V, and V_{EN FALLING} is 0.85V.

Selecting the External BST Diode and Resistor

An external BST diode can enhance the regulator's efficiency when the duty cycle is high. A power supply between 2.5V and 5V can be used to power the external BST diode. It is recommended to make V_{CC} or V_{OUT} the power supply in the circuit (see Figure 11).




Figure 11: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended C_{BST} value is between $0.1\mu F$ and $1\mu F$. Connect a resistor (R_{BST}) in series with C_{BST} to reduce the SW rising rate and voltage spikes. This enhances EMI performance and reduces voltage stress at higher input voltages. A higher resistance reduces SW spikes but compromises efficiency. It is recommended for R_{BST} to be $\leq 20\Omega$.

Selecting the VCC Capacitor

The VCC capacitor should be 10 times greater than the boost capacitor. A VCC capacitor above 68µF (nominal) is not recommended.




PCB Layout Guidelines (9)

Efficient PCB layout, especially input capacitor placement, is critical for stable operation. A 4-layer layout is strongly recommended to achieve better thermal performance. For the best results, refer to Figure 12 and follow the guidelines below:


- 1. Place symmetric input capacitors as close to VIN and GND as possible.
- 2. Connect a large copper plane directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at GND and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and GND as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors close to the chip to ensure that the trace connected to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

Note:


 The recommended PCB layout is based on Figure 13 on page 35.




Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer
Figure 12: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS




Figure 13: Typical Application Circuit (V_{OUT} = 3.3V, f_{SW} = 470kHz)




Figure 14: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 470kHz with EMI Filters)



TYPICAL APPLICATION CIRCUITS (continued)






Figure 15: Typical Application Circuit (f_{SW} = 470kHz, 3.3V Fixed Output)



PACKAGE INFORMATION

QFN-20 (4mmx4mm) Wettable Flank






TOP VIEW


BOTTOM VIEW





SIDE VIEW

SECTION A-A




RECOMMENDED LAND PATTERN

NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package	Quantity/	Quantity/	Reel	Carrier Tape	Carrier
	Description	Reel	Tube (10)	Diameter	Width	Tape Pitch
MPQ4314GRE-AEC1-Z	QFN-20 (4mmx4mm)	5000	N/A	13in	12mm	8mm

Note:

10) N/A indicates not available in tubes. For 500-piece tape & reel prototype quantities, contact MPS. The order code for 500-piece partial reels is "-P", and the tape & reel dimensions same as full reel.



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	11/03/2021	Initial Release	-

Notice: The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.