

#### **General Description**

The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive +3.3V/+5V non-latching or dual-coil-latching relays. These devices are especially useful when driving +3V relays. Each independent open-drain output features a  $2\Omega$  on-resistance and is guaranteed to sink 70mA (min) of load current. Both devices consume less than 50µA (max) quiescent current and have 1µA output off-leakage current.

The MAX4820 features an SPI™-/QSPI™-/MICROWIRE™-compatible serial interface. Input data is shifted into an 8-bit shift register and latched to the outputs when  $\overline{\text{CS}}$  transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs.

The MAX4821 features a 4-bit (A0, A1, A2, LVL) parallel-input interface. The first three bits (A0, A1, A2) determine the output address, and the fourth bit (LVL) determines whether the selected output is switched on or off. Data is latched to the outputs when  $\overline{\text{CS}}$  transitions from low to high.

Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin thin QFN packages.

### Applications

Central Office

ATE

DSL, ADSL Line Cards Industrial Equipment E1/T1 Redundancy

Pin Configurations continued at end of data sheet.

Typical Application Circuits and Functional Diagrams appear at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp.

**Features** 


- ♦ 8 Independent Output Channels
- **♦ Built-In Inductive Kickback Protection**
- ♦ Drive +3V and +5V Relays
- ♦ Guaranteed 70mA (min) Coil Drive Current
- ♦ SET Function to Turn On All Outputs Simultaneously
- ♦ RESET Function to Turn Off All Outputs Simultaneously
- ♦ SPI-/QSPI-/MICROWIRE-Compatible Serial Interface (MAX4820)
- ♦ Serial Digital Output for Daisy Chaining (MAX4820)
- **♦ Parallel Interface (MAX4821)**
- ♦ Low 50µA (max) Quiescent Supply Current
- ♦ Space-Saving 20-Pin Thin QFN Package

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX4820ETP*	-40°C to +85°C	20 Thin QFN-EP
MAX4820EUP*	-40°C to +85°C	20 TSSOP
MAX4821ETP*	-40°C to +85°C	20 Thin QFN-EP
MAX4821EUP*	-40°C to +85°C	20 TSSOP

<sup>\*</sup>For maximum heat dissipation, packages have an exposed pad (EP) on the bottom. Solder exposed pad to GND.

## Pin Configurations



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)	
V <sub>CC</sub> , COM0.3	V to +6.0V
OUT0.3V to (V <sub>CC</sub>	
CS, SCLK, DIN, SET, RESET, A0, A1, A2, LVL0.3	V to +6.0V
DOUT0.3V to (V	CC + 0.3V
Continuous OUT_ Current (all outputs turned on)	150mA
Continuous OUT Current (single output turned on)	300mA

Continuous Power Dissipation ( $T_A = +70$ °C) 20-Lead Thin QFN	
(derate 16.9mW/°C above +70°C)	1350mW
θJA	
20-Pin TSSOP	
(derate 21.7mW/°C above +70°C)	1739mW
θ, μΑ	46°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	
Storage Temperature Range	65°C to +150°C
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3V \text{ to } +5.5V, V_{COM} = V_{CC}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage	Vcc			2.3		5.5	V
Ovice cont Comment	1-	$I_{OUT} = 0$ ,	$V_{CC} = 3.6V$		15	50	
Quiescent Current	lQ	logic inputs = 0 or V <sub>CC</sub>	Vcc = 5.5V		20	70	μΑ
Thermal Shutdown					160		°C
Power-On Reset				0.8	1.5	2.2	V
Power-On Reset Hysteresis					140		mV
DIGITAL INPUTS (SCLK, DIN, CS	, LVL, A0, A	1, A2, RESET, SET)					
Input Logio High Voltago	V	$V_{CC} = 3.3V$		2.0			V
Input Logic High Voltage	V <sub>IH</sub>	V <sub>C</sub> C = 5V	2.4			\ \	
Input Logic Low Voltage	\/	$V_{CC} = 3.3V$			0.6	V	
Input Logic Low Voltage	VIL	V <sub>CC</sub> = 5V				0.8	V
Input Logic Hysteresis	V <sub>HYST</sub>				150		mV
Input Leakage Currents	ILEAK	Input voltages = 0 or 5.5	V	-1.0	0.01	+1.0	μΑ
C <sub>IN</sub> Input Capacitance	CIN				5		рF
DIGITAL OUTPUT (DOUT)							
DOUT Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 6mA				0.4	V
DOUT High Voltage	VoH	ISOURCE = 0.5mA		V <sub>CC</sub> - 0.	5		V
RELAY OUTPUT DRIVERS (OUT	I–OUT8)						
OLIT Drive Coursest		V <sub>CC</sub> = 2.7V		70			Λ
OUT_ Drive Current		$V_{CC} = 4.5V$	70			mA	
OUT_ On-Resistance	Ron	V <sub>CC</sub> = 2.7V			2	6	Ω
OUT_ Voltage	V <sub>OUT</sub> _	Vcc = 3.0V, lour_ = 70r	nA			0.4	V
IOUT Off-Leakage Current	I <sub>LEAK</sub>	V <sub>OUT</sub> = V <sub>CC</sub> , all outputs	s off	-1		+1	μΑ
Kickback Diode Forward Voltage	VFORW	I <sub>OUT</sub> = 150mA (Note 2)				1.5	V

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +3V \text{ to } +5.5V, V_{COM} = V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI TIMING (MAX4821)	•		•			
Turn-On Time (OUT_)	toN	From rising edge of $\overline{\text{CS}}$ , $R_L = 50\Omega$ , $C_L = 50\text{pF}$			1.0	μs
Turn-Off Time (OUT_)	toff	From rising edge of $\overline{\text{CS}}$ , $\text{R}_{\text{L}}$ = 50 $\Omega$ , $\text{C}_{\text{L}}$ = 50pF			1.0	μs
SCLK Frequency	fsclk		0		2.1	MHz
Cycle Time	t <sub>CH</sub> + t <sub>CL</sub>		480			ns
CS Fall to SCLK Rise Setup	tcss		240			ns
CS Rise to SCLK Hold	tcsh		240			ns
SCLK High Time	tсн		190			ns
SCLK Low Time	t <sub>CL</sub>		190			ns
Data Setup Time	t <sub>DS</sub>		100			ns
Data Hold Time	tDH		0			ns
SCLK Fall to DOUT Valid	t <sub>DO</sub>	50% of SCLK to 10% of DOUT, C <sub>L</sub> = 50pF		85	120	ns
Rise Time (DIN, SCLK, $\overline{\text{CS}}$ , $\overline{\text{SET}}$ , $\overline{\text{RESET}}$ )	tscr	20% of V <sub>CC</sub> to 70% of V <sub>CC</sub> , C <sub>L</sub> = 50pF			2	μs
Fall Time (DIN, SCLK, $\overline{\text{CS}}$ , $\overline{\text{RESET}}$ , $\overline{\text{SET}}$ )	tscf	20% of V <sub>CC</sub> to 70% of V <sub>CC</sub> , C <sub>L</sub> = 50pF			2	μs
RESET Min Pulse Width	t <sub>RW</sub>		70			ns
SET Min Pulse Width	tsw		70			ns
PARALLEL TIMING (MAX4820)	•		•			
Turn-On Time	ton	From rising edge of $\overline{\text{CS}}$ , $\text{R}_{\text{L}} = 50\Omega$ , $\text{C}_{\text{L}} = 50\text{pF}$			1	μs
Turn-Off Time	toff	From rising edge of $\overline{\text{CS}}$ , $R_L = 50\Omega$ , $C_L = 50\text{pF}$			1	μs
LVL Setup Time	tLS		100			ns
LVL Hold Time	t <sub>LH</sub>		0			ns
Address to CS Setup Time	tдн		100			ns
Address to CS Hold Time	tas		0			ns
Rise Time (A2, A1, A0, LVL)	tscr	20% of V <sub>CC</sub> to 70% of V <sub>CC</sub> , C <sub>L</sub> = 50pF			2	μs
Fall Time (A2, A1, A0, LVL)	tscf	20% of V <sub>CC</sub> to 70% of V <sub>CC</sub> , C <sub>L</sub> = 50pF			2	μs
RESET Pulse Width	t <sub>RW</sub>		70			ns
SET Pulse Width	tsw		70			ns

Note 1: Specifications at -40°C are guaranteed by design and not production tested.

Note 2: After relay turn-off, inductive kickback may momentarily cause the voltage at OUT\_ to exceed V<sub>COM</sub>. This is considered part of normal operation and will not damage the device.


### **Typical Operating Characteristics**


 $(V_{COM} = V_{CC}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 



## **Typical Operating Characteristics (continued)**

 $(V_{COM} = V_{CC}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 





## **Pin Description**

	P	IN			
MAX	4820	MAX4821		NAME	FUNCTION
THIN QFN	TSSOP	THIN QFN	TSSOP	NAME	FUNCTION
1	3	1	3	RESET	Reset Input. Drive RESET low to clear all latches and registers (all outputs are turned off). RESET overrides all other inputs. If RESET and SET are pulled low at the same time, then RESET takes precedence.
2	4	2	4	<del>CS</del>	Chip-Select Input.  MAX4820: Drive $\overline{CS}$ low to select the device. When $\overline{CS}$ is low, data at DIN is clocked into the 8-bit shift register on SCLK's rising edge. Drive $\overline{CS}$ from low to high to latch the data to the registers and activate the appropriate relays.  MAX4821: Drive $\overline{CS}$ low to select the device and set level on LVL. Drive $\overline{CS}$ from low to high to latch the address and level data to the output.
3	5	_	_	DIN	Serial Data Input
4	6		_	SCLK	Serial Clock Input
5	7	_	_	DOUT	Serial Data Output. DOUT is the output of the 8-bit shift register. This output can be used to daisy chain multiple MAX4820s. The data at DOUT appears synchronous to SCLK's falling edge.
6	8	_	_	N.C.	No Connection
7	9	7	9	GND	Ground
8	10	8	10	OUT8	Open-Drain Output 8. Connect OUT8 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
9	11	9	11	OUT7	Open-Drain Output 7. Connect OUT7 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
10, 16	12, 18	10, 16	12, 18	PGND	Power Ground. PGND is a return for the output sinks. Connect PGND pins together and to GND.
11	13	11	13	OUT6	Open-Drain Output 6. Connect OUT6 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.

### Pin Description (continued)

	Pl	IN			
MAX4820 MAX4821			4821	NAME	FUNCTION
THIN QFN	TSSOP	THIN QFN	TSSOP	NAME	FUNCTION
12	14	12	14	OUT5	Open-Drain Output 5. Connect OUT5 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
13	15	13	15	COM	Common Free-Wheeling Diodes. Connect COM to $V_{CC}$ . COM can also be connected to a separate supply that is higher than $V_{CC}$ . In that case, bypass $V_{CC}$ to GND with a $0.1\mu F$ capacitor.
14	16	14	16	OUT4	Open-Drain Output 4. Connect OUT4 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
15	17	15	17	OUT3	Open-Drain Output 3. Connect OUT3 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
17	19	17	19	OUT2	Open-Drain Output 2. Connect OUT2 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
18	20	18	20	OUT1	Open-Drain Output 1. Connect OUT1 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
19	1	19	1	Vcc	Input Supply Voltage. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.
20	2	20	2	SET	Set Input. Drive SET low to set all latches and registers high (all outputs are turned on). SET overrides all parallel and serial control inputs. RESET overrides SET under all conditions.
_		3	5	LVL	Level Input. LVL determines whether the selected address is switched on or off. A logic high on LVL switches on the addressed output. A logic low on LVL switches off the addressed output.
_	_	4	6	A0	Digital Address "0" Input. (See Table 2 for address mapping.)
_		5	7	A1	Digital Address "1" Input. (See Table 2 for address mapping.)
		6	8	A2	Digital Address "2" Input. (See Table 2 for address mapping.)
_	_	_	_	EP	Exposed Pad. Solder exposed pad to GND.

### **Detailed Description**

The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive +3.3V/+5V non-latching or dual-coil-latching relays. These devices are especially useful when driving +3V relays. Each independent open-drain output features a  $2\Omega$  on-resistance and is guaranteed to sink 70mA (min) load current. Both devices consume less than 50µA (max) quiescent current and feature 1µA (min) output off-leakage current.

The MAX4820 features an SPI/QSPI/MICROWIRE-compatible serial interface. Input data is shifted into an 8-bit shift register and latched to the outputs when  $\overline{\text{CS}}$  transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs.

The MAX4821 features a 4-bit (A0, A1, A2, LVL) parallel input interface. The three bits (A0, A1, A2) determine the output address, and LVL determines whether the selected output is switched on or off. Data is latched to the outputs when  $\overline{\text{CS}}$  transitions from low to high.

Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin thin QFN packages.




Figure 1. 3-Wire Serial-Interface Timing Diagram (MAX4820 only)

### Table 1. Serial Input Address Map (MAX4820 Only)

DIN	D0	D1	D2	D3	D4	D5	D6	D7
OUT_	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7	OUT8

### **Digital Interface** Serial Interface (MAX4820)

The serial interface consists of an 8-bit shift register and parallel latch controlled by SCLK and  $\overline{\text{CS}}$ . The input to the shift register is an 8-bit word. Each data bit controls one of the eight outputs, with the most significant bit (D7) corresponding to OUT8 and the least significant bit (D0) corresponding to OUT1 (see Table 1). When  $\overline{\text{CS}}$  is low (device is selected), data at DIN is clocked into the shift register synchronously with SCLK's rising edge. Driving  $\overline{\text{CS}}$  from low to high latches the data in the shift register to the parallel latch.

DOUT is the output of the shift register. Data appears on DOUT synchronously with SCLK's falling edge and is identical to the data at DIN delayed by eight clock cycles. When shifting the input data, D7 is the first bit in and out of the shift register.

While  $\overline{CS}$  is low, the switches always remain in their previous state. Drive  $\overline{CS}$  high after 8 bits of data have been shifted in to update the output state and inhibit further data from entering the shift register. When  $\overline{CS}$  is high, transitions at DIN and SCLK have no effect on the output, and the first input bit (D7) is present at DOUT.

If the number of data bits entered while  $\overline{\text{CS}}$  is low is greater or less than 8, the shift register contains only the last 8 data bits, regardless of when they were entered.

The 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE standards. The latch that drives the analog switch is updated on the rising edge of  $\overline{\text{CS}}$ , regardless of SCLK's state.

#### Parallel Interface (MAX4821)

The parallel interface consists of three address bits (A0, A1, A2) and one level selector bit (LVL). The address bits determine which output is updated, and the level bit determines whether the addressed output is switched on (LVL = high) or off (LVL = low). When  $\overline{\text{CS}}$  is high, the address and level bits have no effect on the state of the outputs. Driving  $\overline{\text{CS}}$  from low to high latches the address and level data to the parallel register and updates the state of the outputs. Address data entered after  $\overline{\text{CS}}$  is pulled low is not reflected in the state of the outputs following the next low-to-high transition on  $\overline{\text{CS}}$  (Figure 2).




Figure 2. Parallel Interface Timing Diagram (MAX4821 only)

#### **SET/RESET** Functions

The MAX4820/MAX4821 feature set and reset inputs that allow the user to simultaneously turn all outputs on or off using a single control line. Drive \$\overline{\text{SET}}\$ low to set all latches and registers to 1 and turn all outputs on. \$\overline{\text{SET}}\$ overrides all serial/parallel control inputs. Drive \$\overline{\text{RESET}}\$ low to clear all latches and registers and turn all outputs off. \$\overline{\text{RESET}}\$ overrides all other inputs, including \$\overline{\text{SET}}\$.

Table 2. Parallel Interface Address Map (MAX4821 Only)

A2	A1	A0	OUTPUT
Low	Low	Low	OUT1
Low	Low	High	OUT2
Low	High	Low	OUT3
Low	High	High	OUT4
High	Low	Low	OUT5
High	Low	High	OUT6
High	High	Low	OUT7
High	High	High	OUT8

### Applications Information

#### **Daisy Chaining**

The MAX4820 features a digital output, DOUT, that provides a simple way to daisy chain multiple devices. This feature allows the user to drive large banks of relays using only a single serial interface. To daisy chain multiple devices, connect all  $\overline{CS}$  pins together, and connect the DOUT of one device to the DIN of another device (see Figure 3). During operation, a stream of serial data is shifted through all the MAX4820s in series. When  $\overline{CS}$  goes high, all outputs update simultaneously.

The MAX4820 can also be used in a slave configuration that allows the user to address individual devices. Connect all the DIN pins together, and use the  $\overline{CS}$  input to address one device at a time. Drive  $\overline{CS}$  low to select a slave and input the data into the shift register. Drive  $\overline{CS}$  high to latch the data and turn on the appropriate outputs. Typically, in this configuration only one slave is addressed at a time.




Figure 3. Daisy-Chain Configuration

#### **Inductive Kickback Protection**

The MAX4820/MAX4821 feature built-in inductive kick-back protection to reduce the voltage spike on OUT\_generated by a relay's coil inductance when the output is suddenly switched off. Internal diodes connected from each output to COM allow the inductor current to

flow back to the supply. Connect the common cathode (COM) of the internal protection diodes to VCC.


COM also can be connected to a higher voltage than V<sub>CC</sub> (+6V max) for faster kickback recovery. In this configuration, bypass COM to PGND with a 0.1µF capacitor.

### Relay Manufacturers


COMPANY	PHONE	WEBSITE	
Aromat Corp.	310-524-9862	www.aromat.com	
CP Clare Corp.	978-524-6700	www.crouzet.com	
Coto Techonology	401-943-2686	www.cotorelay.com	
Deustch Relays, Inc.	516-499-6000	www.deutschrelays.com	
Fujitsu Takamisawa	408-745-4900	www.fujitsufta.com	
Hella KG Hueck	734-414-0970	www.hella.com	

COMPANY	PHONE	WEBSITE
NEC Electronics, Inc.	800-366-9782	www.nec-global.com
Omron Electronics, Inc.	847-843-7900	www.oeiweb.omron.com
Rockwell/Allen- Bradley	414-382-2000	www.ab.com
Siemens Electromechanical Component, Inc.	770-371-3000	www.sec.siemens.com
Teledyne Relays	213-777-0077	www.teledynerelays.com


## Typical Application Circuits



## **Functional Diagrams**



## Pin Configurations (continued)




Chip Information

TRANSISTOR COUNT: 1301

PROCESS: BICMOS

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



					СПММ	ON DI	MENS	SIONS				
PKG	1	2L 4x4		16L 4×4		20L 4×4			24L 4×4			
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2		0.20 REF		0.20 REF			0.20 REF			0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e		0.80 BSC	<u>.</u>	0.65 BSC.		0.50 BSC.		0.50 BSC.				
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N		12			16		20			24		
ND		3		4		5		6				
NE		3		4			5		6			
Jedec Var.		WGGB			WGGC			WGGD-	1	WGGD-2		

EVERSED LAD ANGUITONS						
PKG.	D2			E2		
PKG. CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25
T1644-2	1.95	2.10	2.25	1.95	2.10	2.25
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63

EVENSED DAD MADIATIONS

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
   ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

- N IS THE TOTAL NUMBER OF TERMINALS.


  N IS THE TOTAL NUMBER OF TERMINALS.

  THE TERMINAL \$1 IDENTIFIER AND TERMINAL \$1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \$1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- & COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220.



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.