

RoHS Compliant

PCI Express Flash Drive

PV220-M280 BiCS5 Product Specifications



September 29, 2022

Version 1.4



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C Tel: +886-2-2267-8000 Fax: +886-2-2267-2261 www.apacer.com

Specifications Overview:

- PCle Interface
 - Compliant with PCI Express 3.1
 - Compliant with NVMe 1.3
 - Compatible with PCIe Gen3 x4 interface
- Capacity
 - Single side: 120, 240 GB
 - Double side: 480, 960, 1920 GB
- Performance¹
 - Interface burst read/write: 4 GB/sec
 - Sequential read: up to 2,390 MB/sec
 - Sequential write: up to 2,205 MB/sec
 - Random read (4K): up to 211,000 IOPS
 - Random write (4K): up to 311,000 IOPS

Flash Management

- Low-Density Parity-Check (LDPC) Code
- Global Wear Leveling
- Flash bad-block management
- Flash Translation Layer: Page Mapping
- S.M.A.R.T.
- DataDefender[™]
- TRIM
- Hyper Cache Technology
- Over-provisioning
- DataRAID[™]
- NVMe Secure Erase
- NAND Flash Type: 3D TLC (BiCS5)
- MTBF: >3,000,000 hours
- Endurance (in drive writes per day: DWPD)
 - 120 GB: 2.1 DWPD
 - 240 GB: 2.13 DWPD
 - 480 GB: 2.25 DWPD
 - 960 GB: 1.95 DWPD
 - 1920 GB: 1.83 DWPD

- Temperature Range
 - Operating:
 Standard: 0°C to 70°C
 - Wide: -40°C to 85°C
 - Storage: -55°C to 100°C
- Supply Voltage
 - 3.3 V ± 5%
- Power Consumption¹
 - Active mode: 1,240 mA
 - Idle mode: 240 mA
- Connector Type
 - 75-pin M.2 module pinout
- Power Management
 - Supports APST
 - Supports ASPM L1.2
- NVMe Features²
 - Supports HMB (Host Memory Buffer)
- Security
 - AES 256-bit hardware encryption
 - Trusted Computing Group (TCG) Opal 2.0 (optional)
- Reliability
 - Thermal Sensor
 - Thermal Throttling
 - End-to-End Data Protection
 - CoreGlacier™
- Form Factor
 - Form Factor: M.2 2280-D5-M Key
 - Dimensions (unit: mm):
 Single side: 22.00 x 80.00 x 2.58
 Double side: 22.00 x 80.00 x 4.08

1

- Net weight: 7.7g \pm 5%
- LED Indicators for Drive Behavior
- RoHS Compliant

- 1. Varies from capacities. The values for performances and power consumptions presented are typical and may vary depending on flash configurations or platform settings.
- 2. Windows 10 (version 1703) onwards supports the HMB (Host Memory Buffer) function.

Notes:

Table of Contents

1. General Description	4
2. Functional Block	4
3. Pin Assignments	5
4. Product Specifications	5
4.1 Capacity	7
4.2 Performance	7
4.3 Environmental Specifications	
4.4 Mean Time Between Failures (MTBF)	
4.5 Certification and Compliance	
4.6 Endurance	9
4.7 LED Indicator Behavior	9
5. Flash Management	10
5.1 Error Correction/Detection	
5.2 Bad Block Management	
5.3 Global Wear Leveling	
5.4 DataDefender™	
5.5 TRIM	
5.6 Flash Translation Layer – Page Mapping	11
5.7 Hyper Cache Technology	11
5.8 Over-provisioning	11
5.9 DataRAID™	11
5.10 NVMe Secure Erase	11
6. NVMe Support Features	12
6.1 Host Memory Buffer	
7. Security and Reliability Features	13
7.1 Advanced Encryption Standard	
7.2 TCG Opal (optional)	
7.3 Thermal Sensor	13
7.4 Thermal Throttling	13
7.5 End-to-End Data Protection	14
7.6 CoreGlacier™	14

8. Software Interface	15
8.1 Command Set	15
8.2 S.M.A.R.T.	16
9. Electrical Specifications	18
9.1 Operating Voltage	
9.2 Power Consumption	18
10. Mechanical Specifications	19
10.1 Single Side	19
10.2 Double Side	19
10.3 Net Weight	20
11. Product Ordering Information	21
11.1 Product Code Designations	21
11.2 Valid Combinations	22

1. General Description

Apacer PV220-M280 is the fastest SSD designed as M.2 2280 mechanical dimensions which provides full compliance with PCIe Gen3 x4 interface and NVMe 1.3 specifications, allowing it to operate in power management modes and greatly save on power consumption. Built with a powerful PCIe controller that supports on-the-module ECC as well as efficient wear leveling scheme, PV220-M280 delivers outstanding performance in data transfer, reaching up to 211,000/311,000 and 2,390/2,2205 MB/s in IOPS and sequential read/write. With the compact and removable storage, PV220-M280 is the ideal choice for larger, faster hosts deployed in a wide range of applications that require outstanding performance.

PV220-M280 utilizes 3D NAND for higher capacity up to 1920GB and provides more power efficiency than 2D NAND. The PCIe SSD is not only implemented with LDPC (Low Density Parity Check) ECC engine to extend SSD endurance and increase data reliability, but also equipped with a built-in thermal sensor to monitor the temperature of the SSD via S.M.A.R.T commands and configured with thermal throttling to dynamically adjust frequency scaling to enhance data reliability and provide sustained performance while overheating. CoreGlacier[™] is also available to keep the temperature low, while still allowing the drive to deliver high-speed performance. For highly-intensive applications, End-to-End Data Protection ensures that data integrity can be assured at multiple points in the path to enable reliable delivery of data transfers.

In terms of security, Advanced Encryption Standard (AES) and Trusted Computing Group (TCG) Opal (optional) ensure data security and provide users with peace of mind knowing their data is safeguarded against unauthorized use at all times. PV220-M280 also adopts the latest page mapping file translation layer and comes with various implementations including power saving modes, wear leveling, flash block management, S.M.A.R.T., TRIM, Hyper Cache technology, over-provisioning, DataDefender[™] and DataRAID[™]. With its exceptional performance, trustable reliability and cost effectiveness, PV220-M280 is definitely the ideal storage or cache solution for a variety of applications ranging from industrial, imaging, computing to enterprise markets.

2. Functional Block




Figure 2-1 Functional Block Diagram

3. Pin Assignments

This connector does not support hot plug capability. There are a total of 75 pins. 12 pin locations are used for mechanical key locations; this allows such a module to plug into Key M connectors.




Figure 3-1 Pin Connectors

Table 3	3-1 Pin	Assignments
---------	---------	-------------

Pin	Туре	Description
1	GND	Ground
2	3.3 V	3.3V source
3	GND	Ground
4	3.3 V	3.3V source
5	PETn3	PCIe TX Differential signal defined by the PCI Express M.2 spec
6	PWRDIS (I)(0/1.8/3.3V)	No connect
7	PETp3	PCIe TX Differential signal defined by the PCI Express M.2 spec
8	PLN# (I)(0/1.8/3.3V)	Reserved for Apacer use only ¹
9	GND	Ground
10	LED1#	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.
11	PERn3	PCIe RX Differential signal defined by the PCI Express M.2 spec
12	3.3 V	3.3V source
13	PERp3	PCIe RX Differential signals defined by the PCI Express M.2 spec
14	3.3 V	3.3V source
15	GND	Ground
16	3.3 V	3.3V source
17	PETn2	PCIe TX Differential signal defined by the PCI Express M.2 spec
18	3.3 V	3.3V source
19	PETp2	PCIe TX Differential signal defined by the PCI Express M.2 spec
20	NC	No connect
21	GND	Ground
22	VIO 1.8 V	No connect
23	PERn2	PCIe RX Differential signal defined by the PCI Express M.2 spec
24	NC	No connect
25	PERp2	PCIe RX Differential signal defined by the PCI Express M.2 spec
26	NC	No connect
27	GND	Ground
28	NC	Reserved for Apacer use only ¹
29	PETn1	PCIe TX Differential signal defined by the PCI Express M.2 spec

Table 3-1 Pin Assignments

Pin Type Description 30 PLA.S3# (J0(01.8/3.3V) Reserved for Apacer use only ¹ 31 PETp1 PCIe TX Differential signal defined by the PCI Express M.2 spec 32 GND Ground 33 GND Ground 34 USB_D+ No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB_D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 40 SMB_DLK (U0)(01.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (U0)(01.8V) No connect 43 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(01.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC <th>D'.</th> <th>-</th> <th></th>	D'.	-	
31 PETp1 PCIE TX Differential signal defined by the PCI Express M.2 spec 32 GND No connect 33 GND Ground 34 USB_D+ No connect 35 PERN1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB_D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND Ground 40 SMB_CLK (I/O)(01.8V) No connect 41 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 41 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(01.8V) No connect 43 PETp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(01.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERT# (I/O)(01.8V/3.3V) ClckRequest is a functional reset to th			•
32 GND No connect No connect 33 GND Ground 34 USB D+ No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 39 GND No connect 40 SMB CLK (I/O)(0/1.8V) No connect 41 PETD0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB.DATA (I/O)(0/1.8V) No connect 43 PETP0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCI Express M.2 spec 51 GND Ground Glock Request is a reference clock signals (100 MHz) spec. defined by the PCI Express M.2 <td></td> <td></td> <td></td>			
33 GND Ground 34 USB D+ No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 39 GND Ground 40 SIMB_CLK (I/O)(0/1.8V) No connect 41 PETp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 43 PETp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 44 ALERT#(O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I/O)(1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCI Express M.2 spec 51 GND Ground Clock Request is a reference clock signal as defined by the PCI Express M.2 spec 53 REFCLKn Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55			
34 USB_D+ No connect 35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB_D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 39 GND No connect 40 SIMB CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PCIe RAZ Differential signal defined by the PCI Express M.2 spec 51 GND Ground Clock Request is a functional reset to the card as specification. defined by the PCI Express M.2 spec 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference cloc			
35 PERn1 PCIe RX Differential signal defined by the PCI Express M.2 spec 36 USB D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND Go connect 39 GND Ground 40 SMB CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT#(O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCI Express M.2 spec. 51 GND Ground Clock Request is a reference clock request signal as defined by the PCI Express M.2 spec. 53 REFCLKn PCIe Referenc			
36 USB_D- No connect 37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 39 GND Ground 40 SMB CLK (VO)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (D)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERno PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERsp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 Reserved for MFG			
37 PERp1 PCIe RX Differential signal defined by the PCI Express M.2 spec 38 GND No connect 39 GND Corund 40 SMB_CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe RAC exprese Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserve			
38 GND No connect 39 GND Ground 40 SMB_CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERP0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCI EMI CEM 51 GND Ground Clcck Request is a reference clock request signal as defined by the PCI Express M.2 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 <td></td> <td></td> <td></td>			
39 GND Ground 40 SMB_CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PER0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERP0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM by the PCI Express M.2 53 REFCLKn PCIe RX Difference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1			
40 SMB_CLK (I/O)(0/1.8V) No connect 41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification, defined by the PCIe Mini CEM 51 GND Ground Clock Request is a reference clock request signal as defined by the PCI Express M.2 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer u			
41 PETn0 PCIe TX Differential signal defined by the PCI Express M.2 spec 42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 52 CLKREQ# (I/O)(0/1.8V/3.3V) No connect 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for		÷=	
42 SMB_DATA (I/O)(0/1.8V) No connect 43 PETp0 PCIe TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERP0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCI Express M.2 spec 51 GND Ground Clock Request is a reference clock request signal as defined by the PCI Express M.2 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock signals (100 MHz) spec. defined by the PCI Express M.2 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_CLOCK Reserved for Apacer use only1 57 GND Ground Ground			
43 PETp0 PCle TX Differential signal defined by the PCI Express M.2 spec 44 ALERT# (O)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCle RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCle RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) the PCle Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCle Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCle Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61			
44 ALERT# (D)(0/1.8V) No connect 45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCI Express M.2 53 REFCLKn Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp Express M.2 56 Reserved for MFG_LOCK Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_LOCK Reserved for Apacer use only1 59 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key <			
45 GND Ground 46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RS Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key			
46 NC No connect 47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground Clck Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 6			
47 PERn0 PCIe RX Differential signal defined by the PCI Express M.2 spec 48 NC No connect 49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLCCK Reserved for Apacer use only1 59 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 6			
48 NC No connect 49 PERp0 PCle RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCle Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCle Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCle Reference Clock signals (100 MHz) spec. defined by the PCl Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCle Reference Clock signals (100 MHz) spec. defined by the PCl Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only! 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only! 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M Module Key 67 NC Reserved for Apacer use only!			
49 PERp0 PCIe RX Differential signal defined by the PCI Express M.2 spec 50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M			
50 PERST# (I)(0/1.8V/3.3V) PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M Module Key 67 NC Reserved for Apacer use only1			
50 PERS1# (I)(U1.8V/3.3V) by the PCIe Mini CEM 51 GND Ground 52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M Module Key 67 NC Reserved for Apacer use only1 68 SUSCLK (I)(0/1.8V/3.3V)	49	PERPU	
52 CLKREQ# (I/O)(0/1.8V/3.3V) Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M Module Key 67 NC Reserved for Apacer use only1 68 SUSCLK (I)(0/1.8V/3.3V) No connect 70 3.3 V 3.3V source 71 GND Ground </td <td></td> <td></td> <td>by the PCIe Mini CEM</td>			by the PCIe Mini CEM
52 CLRREG# (I/O)(U1.8V/3.3V) the PCIe Mini CEM specification; Also used by L1 PM Substates. 53 REFCLKn PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 54 PEWAKE# (I/O)(0/1.8V/3.3V) No connect 55 REFCLKp PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2 56 Reserved for MFG_DATA Reserved for Apacer use only1 57 GND Ground 58 Reserved for MFG_CLOCK Reserved for Apacer use only1 59 Module Key M Module Key 60 Module Key M Module Key 61 Module Key M Module Key 62 Module Key M Module Key 63 Module Key M Module Key 64 Module Key M Module Key 65 Module Key M Module Key 66 Module Key M Module Key 67 NC Reserved for Apacer use only1 68 SUSCLK (I)(0/1.8V/3.3V) No connect 70 3.3 V 3.3V source 71 GND Ground 72 3.3 V 3.3	51	GND	
53REFULKIExpress M.254PEWAKE# (I/O)(0/1.8V/3.3V)No connect55REFCLKpPCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.256Reserved for MFG_DATAReserved for Apacer use only157GNDGround58Reserved for MFG_CLOCKReserved for Apacer use only159Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	52	CLKREQ# (I/O)(0/1.8V/3.3V)	
55REFCLKpPCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.256Reserved for MFG_DATAReserved for Apacer use only157GNDGround58Reserved for MFG_CLOCKReserved for Apacer use only159Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	53	REFCLKn	
53REFULRPExpress M.256Reserved for MFG_DATAReserved for Apacer use only157GNDGround58Reserved for MFG_CLOCKReserved for Apacer use only159Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	54	PEWAKE# (I/O)(0/1.8V/3.3V)	No connect
56Reserved for MFG_DATAReserved for Apacer use only157GNDGround58Reserved for MFG_CLOCKReserved for Apacer use only159Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	55	REFCLKp	
57GNDGround58Reserved for MFG_CLOCKReserved for Apacer use only159Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	56	Reserved for MFG_DATA	
59Module Key MModule Key60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	57	GND	
60Module Key MModule Key61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	58	Reserved for MFG_CLOCK	Reserved for Apacer use only ¹
61Module Key MModule Key62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	59	Module Key M	Module Key
62Module Key MModule Key63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround	60	Module Key M	Module Key
63Module Key MModule Key64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround			
64Module Key MModule Key65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround			
65Module Key MModule Key66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround			
66Module Key MModule Key67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround			
67NCReserved for Apacer use only168SUSCLK (I)(0/1.8V/3.3V)No connect69PEDETNo connect703.3 V3.3V source71GNDGround723.3 V3.3V source73VIO_CFG (O)Ground743.3 V3.3V source75GNDGround			
68 SUSCLK (I)(0/1.8V/3.3V) No connect 69 PEDET No connect 70 3.3 V 3.3V source 71 GND Ground 72 3.3 V 3.3V source 73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
69 PEDET No connect 70 3.3 V 3.3V source 71 GND Ground 72 3.3 V 3.3V source 73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
70 3.3 V 3.3V source 71 GND Ground 72 3.3 V 3.3V source 73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
71 GND Ground 72 3.3 V 3.3V source 73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
72 3.3 V 3.3V source 73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
73 VIO_CFG (O) Ground 74 3.3 V 3.3V source 75 GND Ground			
74 3.3 V 3.3V source 75 GND Ground			
75 GND Ground			
		GND	Grouna

Note:

1. Reserved by Apacer, please do not connect to a host.

7

4. Product Specifications

4.1 Capacity

Capacity specifications of PV220-M280 are available as shown in Table 4-1. It lists the specific capacity and the default numbers of heads, sectors and cylinders for each product line.

Capacity	Total bytes	Total LBA
120 GB	120,034,123,776	234,441,648
240 GB	240,057,409,536	468,862,128
480 GB	480,103,981,056	937,703,088
960 GB	960,197,124,096	1,875,385,008
1920 GB	1,920,383,410,176	3,750,748,848

Table 4-1 Capacity Specifications

Notes:

Display of total bytes varies from operating systems. 1 GB = 1,000,000,000 bytes; 1 sector = 512 bytes.

LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the ۲ lifespan of the device. However, the total usable capacity of the SSD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

4.2 Performance

Performance of PV220-M280 is listed below in Table 4-2.

Table 4-2 Performance Specifications

Capacity Performance	120 GB	240 GB	480 GB	960 GB	1920 GB
Sequential Read (MB/s)	1,125	2,185	2,380	2,390	2,070
Sequential Write (MB/s)	575	1,120	2,080	2,205	2,000
Random Read IOPS (4K)	46,000	90,000	178,000	211,000	207,000
Random Write IOPS (4K)	117,000	183,000	296,000	311,000	275,000

Notes:

Results may differ from various flash configurations or host system setting.

Sequential read/write is based on CrystalDiskMark 8.0.4 with file size 1,000MB.

Random read/write is measured using IOMeter with Queue Depth 128.

4.3 Environmental Specifications

Environmental specifications of PV220-M280 are shown in Table 4-3.

Table 4-3 Environmental Specifications

Item	Specifications
Operating temp.	0°C to 70°C (Standard); -40°C to 85°C (Wide)
Non-operating temp.	-55°C to 100°C
Operating vibration	7.69 GRMS, 20~2000 Hz/random (compliant with MIL-STD-810G)
Non-operating vibration	4.02 GRMS, 15~2000 Hz/random (compliant with MIL-STD-810G)
Operating shock	50(G)/11ms/half sine (compliant with MIL-STD-202G)
Non-operating shock	1,500(G)/0.5(ms)/half sine (compliant with MIL-STD-883K)

Note: This Environmental Specification table indicates the conditions for testing the device. Real world usages may affect the results.

4.4 Mean Time Between Failures (MTBF)

Mean Time Between Failures (MTBF) is predicted based on reliability data for the individual components in PV220-M280. The prediction result for PV220-M280 is more than 3,000,000 hours.

Note: The MTBF is predicated and calculated based on "Telcordia Technologies Special Report, SR-332, Issue 3" method.

4.5 Certification and Compliance

PV220-M280 complies with the following standards:

- CE
- FCC
- RoHS
- MIL-STD-810G

4.6 Endurance

The endurance of a storage device is predicted by Drive Writes Per Day based on several factors related to usage, such as the amount of data written into the drive, block management conditions, and daily workload for the drive. Thus, key factors, such as Write Amplifications and the number of P/E cycles, can influence the lifespan of the drive.

Table 4-4 Endurance Specifications

Capacity	Drive Writes Per Day
120 GB	2.1
240 GB	2.13
480 GB	2.25
960 GB	1.95
1920 GB	1.83


Notes:

- This estimation complies with JEDEC JESD-219, enterprise endurance workload of random data with payload size distribution.
- Flash vendor guaranteed 3D NAND TLC P/E cycle: 3K
- WAF may vary from capacity, flash configurations and writing behavior on each platform.
- 1 Terabyte = 1,024GB
- DWPD (Drive Writes Per Day) is calculated based on the number of times that user overwrites the entire capacity of an SSD per day of its lifetime during the warranty period. (3D NAND TLC warranty: 3 years)

4.7 LED Indicator Behavior

The behavior of the PV220-M280 LED indicators is described in Table 4-5.

Table 4-5 LED Behavior



5. Flash Management

5.1 Error Correction/Detection

PV220-M280 implements a hardware ECC scheme, based on the Low Density Parity Check (LDPC). LDPC is a class of linear block error correcting code which has apparent coding gain over BCH code because LDPC code includes both hard decoding and soft decoding algorithms. With the error rate decreasing, LDPC can extend SSD endurance and increase data reliability while reading raw data inside a flash chip.

5.2 Bad Block Management

Current production technology is unable to guarantee total reliability of NAND flash memory array. When a flash memory device leaves factory, it comes with a minimal number of initial bad blocks during production or out-of-factory as there is no currently known technology that produce flash chips free of bad blocks. In addition, bad blocks may develop during program/erase cycles. Since bad blocks are inevitable, the solution is to keep them in control. Apacer flash devices are programmed with ECC, page mapping technique and S.M.A.R.T to reduce invalidity or error. Once bad blocks are detected, data in those blocks will be transferred to free blocks and error will be corrected by designated algorithms.

5.3 Global Wear Leveling

Flash memory devices differ from Hard Disk Drives (HDDs) in terms of how blocks are utilized. For HDDs, when a change is made to stored data, like erase or update, the controller mechanism on HDDs will perform overwrites on blocks. Unlike HDDs, flash blocks cannot be overwritten and each P/E cycle wears down the lifespan of blocks gradually. Repeatedly program/erase cycles performed on the same memory cells will eventually cause some blocks to age faster than others. This would bring flash storages to their end of service term sooner. Global wear leveling is an important mechanism that levels out the wearing of all blocks so that the wearing-down of all blocks can be almost evenly distributed. This will increase the lifespan of SSDs.

5.4 DataDefender[™]

Apacer's DataDefender is an advanced technology of power failure management which combines both firmware and hardware mechanisms to ensure data integrity. When power disruption occurs, the low voltage detector will be triggered. When this happens, the SSD's protection mechanism is activated and cuts off data transmission from the host. Once the power supply is resumed, the firmware protection mechanism will ensure the integrity of the firmware as well as the data already written into the NAND flash media.

5.5 TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.

5.6 Flash Translation Layer – Page Mapping

Page mapping is an advanced flash management technology whose essence lies in the ability to gather data, distribute the data into flash pages automatically, and then schedule the data to be evenly written. Page-level mapping uses one page as the unit of mapping. The most important characteristic is that each logical page can be mapped to any physical page on the flash memory device. This mapping algorithm allows different sizes of data to be written to a block as if the data is written to a data pool and it does not need to take extra operations to process a write command. Thus, page mapping is adopted to increase random access speed and improve SSD lifespan, reduce block erase frequency, and achieve optimized performance and lifespan.

5.7 Hyper Cache Technology

Apacer proprietary Hyper Cache technology uses a portion of the available capacity as SLC (1bit-percell) NAND flash memory, called Hyper cache mode. When data is written to SSD, the firmware will direct the data to Hyper Cache mode, providing excellent performance to handle various scenarios in industrial use.

5.8 Over-provisioning

Over-provisioning (OP) is a certain portion of the SSD capacity exclusively for increasing Garbage Collection (GC) efficiency, especially when the SSD is filled to full capacity or performs a heavy mixed-random workload. OP has the advantages of providing extended life expectancy, reliable data integrity, and high sustained write performance.

5.9 DataRAID[™]

Apacer's DataRAID algorithm applies an additional level of protection and error-checking. Using this algorithm, a certain amount of space is given over to aggregating and resaving the existing parity data used for error checking. So, in the event that data becomes corrupted, the parity data can be compared to the existing uncorrupted data and the content of the corrupted data can be rebuilt.

5.10 NVMe Secure Erase

NVMe Secure Erase is an NVMe drive sanitize command currently embedded in most of the storage drives. Defined in NVMe specifications, NVMe Secure Erase is part of Format NVM command that allows storage drives to erase all user data areas. The erase process usually runs on the firmware level as most of the NVMe-based storage media currently in the market are built-in with this command. NVMe Secure Erase can securely wipe out the user data in the drive and protects it from malicious attack.

6. NVMe Support Features

6.1 Host Memory Buffer

Host Memory Buffer (HMB) allows HOST to allocate system memory for SSD's exclusive use in order to provide better performance and endurance, especially for DRAMless solutions.

7. Security and Reliability Features

7.1 Advanced Encryption Standard

Advanced Encryption Standard (AES) is a specification for the encryption of electronic data. AES has been adopted by the U.S. government since 2001 to protect classified information and is now widely implemented in embedded computing applications. The AES algorithm used in software and hardware is symmetric so that encrypting/decrypting requires the same encryption key. Without the key, the encrypted data is inaccessible to ensure information security.

Notably in flash memory applications, AES 256-bit hardware encryption is the mainstream to protect sensitive or confidential data. The hardware encryption provides better performance, reliability, and security than software encryption. It uses a dedicated processor, which is built inside the controller, to process the encryption and decryption. This enormously shortens the processing time and makes it efficient.

7.2 TCG Opal (optional)

Developed by the Trusted Computing Group (TCG), an organization whose members work together to formulate industry standards, Opal is a set of security specifications used for applying hardware-based encryption to storage devices.

Hardware encryption has many advantages. First of all, it transfers the computational load of the encryption process to dedicated processors, reducing the stress on the host system's CPU. In addition, storage devices complying with Opal specifications are self-encryption devices. Opal specifications also feature boot authentication. When the drive is being accessed, the shadow MBR will request the drive password at boot. The drive will only unlock and decrypt if the correct password is supplied. The other feature is LBA-specific permissions. Users are assigned different permissions for LBA ranges created by the device administrator. Each LBA range is password-protected and can only be accessed by users with the correct key to perform permitted actions (read/write/erase).

7.3 Thermal Sensor

Apacer Thermal Sensor is a digital temperature sensor with serial interface. By using designated pins for transmission, storage device owners are able to read temperature data.

7.4 Thermal Throttling

Thermal throttling can monitor the temperature of the SSD equipped with a built-in thermal sensor via S.M.A.R.T. commands. This method can ensure the temperature of the device stays within temperature limits by drive throttling, i.e. reducing the speed of the drive when the device temperature reaches the threshold level, so as to prevent overheating, guarantee data reliability, and prolong product lifespan. When the temperature exceeds the maximum threshold level, thermal throttling will be triggered to reduce performance step by step to prevent hardware components from being damaged. Performance is only permitted to drop to the extent necessary for recovering a stable temperature to cool down the device's temperature. Once the temperature decreases to the minimum threshold value, transfer speeds will rise back to its optimum performance level.

7.5 End-to-End Data Protection

End-to-End Data Protection is a feature implemented in Apacer SSD products that extends error control to cover the entire path from the host computer to the drive and back, and that ensures data integrity at multiple points in the path to enable reliable delivery of data transfers. Unlike ECC which does not exhibit the ability to determine the occurrence of errors throughout the process of data transmission, End-to-End Data Protection allows SSD controller to identify an error created anywhere in the path and report the error to the host computer before it is written to the drive. This error-checking and error-reporting mechanism therefore guarantees the trustworthiness and reliability of the SSD.

7.6 CoreGlacier[™]

In many applications, SSDs are subject to challenging conditions. If the working environment is already hot, and the SSD's operation causes it to increase in temperature as well, the result could be damage to the hardware or corrupted data. In cases like this, leading industrial manufacturers know to turn to Apacer. Apacer developed CoreGlacier, a heatsink that distributes dissipation in isolated components with no thermal diffusion, to prevent heat-related damage from occurring.

8. Software Interface

8.1 Command Set

Table 8-1 summarizes the commands supported by PV220-M280.

Opcode	Command Description
00h	Delete I/O Submission Queue
01h	Create I/O Submission Queue
02h	Get Log Page
04h	Delete I/O Completion Queue
05h	Create I/O Completion Queue
06h	Identify
08h	Abort
09h	Set Features
0Ah	Get Features
0Ch	Asynchronous Event Request
10h	Firmware Activate
11h	Firmware Image Download
14h	Device Self-test

Table 8-1 Admin Commands

Table 8-2 Admin Commands – NVM Command Set Specific

Opcode	Command Description
80h	Format NVM
81h	Security Send
82h	Security Receive
84h	Sanitize

Table 8-3 NVM Commands

Opcode	Command Description
00h	Flush
01h	Write
02h	Read
04h	Write Uncorrectable
05h	Compare
08h	Write Zeroes
09h	Dataset Management

8.2 S.M.A.R.T.

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.

Byte	Length	Description		
0	1	Critical Warning		
1-2	2	Composite Temperature (PCB Sensor)		
3	1	Available Spare		
4	1	Available Spare Threshold		
5	1	Percentage Used (Average Erase Count / P/E Cycle Count)		
6-31	26	Reserved		
32-47	16	Data Units Read		
48-63	16	Data Units Written		
64-79	16	Host Read Commands		
80-95	16	Host Write Commands		
96-111	16	Controller Busy Time		
112-127	16	Power Cycles		
128-143	16	Power On Hours		
144-159	16	Unsafe Shutdowns		
160-175	16	Media and Data Integrity Errors		
176-191	16	Number of Error Information Log Entries		
192-195	4	Warning Composite Temperature Time		
196-199	4	Critical Composite Temperature Time		
200-201	2	Temperature Sensor 1: Controller Temperature		
202-203	2	Temperature Sensor 2: PCB Temperature		
204-205	2	Temperature Sensor 3: NAND Flash Temperature		
206-207	2	Temperature Sensor 4		
208-209	2	Temperature Sensor 5		
210-211	2	Temperature Sensor 6		
212-213	2	Temperature Sensor 7		
214-215	2	Temperature Sensor 8		
216-511	296	Reserved		

Table 8-4 SMART (02h)

Table 8-5 SMART (C0h)

Byte	Length	Description
0-255	256	Reserved
256-257	2	SSD Protect Mode
258-261	4	Host Read UNC Count
262-265	4	Reserved
266-269	4	CRC Error Count
270-273	4	Total Early Bad Block Count
274-277	4	Total Later Bad Block Count
278-281	4	Max Erase Count
282-285	4	Average Erase Count
286-289	4	Program Fail Count
290-293	4	Erase Fail Count
294-301	8	Flash Write Sector
302-305	4	Total Spare Block
306-309	4	Current Spare Block
310-313	4	Read Retry Count
314-511	210	Reserved

9. Electrical Specifications

9.1 Operating Voltage

Table 9-1 lists the supply voltage for PV220-M280.

Table 9-1 Operating Range

Item	Range
Supply Voltage	$3.3V \pm 5\%$

9.2 Power Consumption

Table 9-2 lists the power consumption for PV220-M280.

Table 9-2 Power Consumption

Capacity Mode	120 GB	240 GB	480 GB	960 GB	1920 GB
Active (mA)	815	1,190	1,235	1,240	1,240
Idle (mA)	240	240	240	240	240


Notes:

• All values are typical and may vary depending on flash configurations or host system settings.

 Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

10. Mechanical Specifications

10.1 Single Side





10.2 Double Side




Figure 10-2 Dimensions – Double Side

Unit: mm

10.3 Net Weight

Table 10-1 Net Weight

Capacity	Net Weight (g \pm 5%)
120GB	6.89
240GB	7.28
480GB	7.23
960GB	7.59
1920GB	7.7

11. Product Ordering Information

11.1 Product Code Designations

Apacer's PV220-M280 SSD is available in different configurations and densities. See the chart below for a comprehensive list of options for the PV220-M280 series devices.

Code	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Code	В	9	2		Х	Х	5	Х	Х	Х		Х	Х	Х	Х	Х

Code 1-3 (Product Line & Form Factor)	PCIe M.2 2280		
Code 5-6 (Model/Solution)	22: PV220 A4: PV220 with TCG Opal		
Code 7-8 (Product Capacity)	5H: 120GB 5J: 240GB 5K: 480GB 5L: 960GB 5M: 1920GB		
Code 9 (Flash Type & Product Temp)	G: 3D TLC Standard temperature H: 3D TLC Wide temperature		
Code 10 (Product Spec)	V: Single side M key with Graphene U: Double side M key with Graphene		
Code 12-14 (Version Number)	Random numbers generated by system		
Code 15-16 (Firmware Version)	22: Thermal Sensor 240GB-1920GB 23: Thermal Sensor + TCG Opal 240GB-1920GB 25: Thermal Sensor 120GB 26: Thermal Sensor + TCG Opal 120GB		

11.2 Valid Combinations

The following tables list the available models of the PV220-M280 series which are in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

11.2.1 Without TCG Opal

Capacity	Standard Temperature	Wide Temperature
120GB	B92.225HGV.00325	B92.225HHV.00425
240GB	B92.225JGV.00122	B92.225JHV.00122
480GB	B92.225KGU.00322	B92.225KHU.00522
960GB	B92.225LGU.00322	B92.225LHU.00622
1920GB	B92.225MGU.00322	B92.225MHU.00522

11.2.1 With TCG Opal

Capacity	Standard Temperature	Wide Temperature
120GB	B92.A45HGV.00226	B92.A45HHV.00226
240GB	B92.A45JGV.00123	B92.A45JHV.00123
480GB	B92.A45KGU.00223	B92.A45KHU.00223
960GB	B92.A45LGU.00223	B92.A45LHU.00223
1920GB	B92.A45MGU.00223	B92.A45MHU.00223

Revision History

Revision	Description	Date
0.1	Preliminary release	3/25/2022
1.0	Official release	4/13/2022
1.1	Updated Table 4-2 by changing random read performance for 480GB	4/19/2022
1.2	 Added TCG Opal support Updated the description of pins 30, 56, 58 and 67 for Table 3-1 Added 81h and 82h opcodes to Table 8-2 Updated 11. Product Ordering Information by adding solution code (codes 5-6) and firmware version code (codes 15-16) 	6/1/2022
1.3	Updated endurance rating and warranty period at Endurance on Specifications Overview page and 4.6 Endurance	8/18/2022
1.4	 Added 120GB support Updated Performance, Endurance and Power Consumption on Specifications Overview page and Tables 4-2, 4-4 and 9-2 Updated Table 3-1 	9/29/2022

Global Presence

Taiwan (Headquarters)

Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan R.O.C. Tel: 886-2-2267-8000 Fax: 886-2-2267-2261 amtsales@apacer.com

Japan

Apacer Technology Corp. 6F, Daiyontamachi Bldg., 2-17-12, Shibaura, Minato-Ku, Tokyo, 108-0023, Japan Tel: 81-3-5419-2668 Fax: 81-3-5419-0018 jpservices@apacer.com

China

Apacer Electronic (Shanghai) Co., Ltd Room D, 22/FL, No.2, Lane 600, JieyunPlaza, Tianshan RD, Shanghai, 200051, China Tel: 86-21-6228-9939

Fax: 86-21-6228-9936 sales@apacer.com.cn

U.S.A. Apacer Memory America, Inc. 46732 Lakeview Blvd., Fremont, CA 94538 Tel: 1-408-518-8699 Fax: 1-510-249-9551 <u>sa@apacerus.com</u>

Europe

Apacer Technology B.V. Science Park Eindhoven 5051 5692 EB Son, The Netherlands Tel: 31-40-267-0000 Fax: 31-40-290-0686 sales@apacer.nl

India

Apacer Technologies Pvt Ltd, 1874, South End C Cross, 9th Block Jayanagar, Bangalore-560069, India Tel: 91-80-4152-9061/62 Fax: 91-80-4170-0215 sales_india@apacer.com