

CY7C1345G

4-Mbit (128K x 36) Flow Through Sync SRAM

Features

- 128K x 36 common IO
- 3.3V core power supply (V_{DD})
- 2.5V or 3.3V IO supply (V_{DDQ})
- Fast clock-to-output times □ 6.5 ns (133 MHz version)
- Provide high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Available in Pb-free 100-Pin TQFP package, Pb-free and non-Pb-free 119-Ball BGA package
- ZZ Sleep Mode option

Functional Description

The CY7C1345G is a 128K x 36 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. The maximum access delay from clock rise is 6.5 ns (133 MHz version). A two-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining Chip Enable (CE₁), depth expansion Chip Enables (CE₂ and CE₃), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW_x, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

The CY7C1345G enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses are initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) is active. Subsequent burst addresses are internally generated as controlled by the Advance pin (ADV).

The CY7C1345G operates from a +3.3V core power supply while all outputs operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Selection Guide

Parameter	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.0	ns
Maximum Operating Current	225	205	mA
Maximum Standby Current	40	40	mA

198 Champion Court



Logic Block Diagram





Pin Configurations







Pin Configurations (continued)

119-Ball BGA Pinout

	1	2	3	4	5	6	7
Α	V _{DDQ}	А	А	ADSP	А	Α	V _{DDQ}
В	NC/288M	CE ₂	А	ADSC	А	CE ₃	NC/576M
С	NC/144M	А	А	V _{DD}	А	А	NC/1G
D	DQ _C	DQP _C	V _{SS}	NC	V _{SS}	DQPB	DQB
E	DQ _C	DQ _C	V _{SS}	CE ₁	V _{SS}	DQB	DQB
F	V _{DDQ}	DQ _C	V _{SS}	OE	V _{SS}	DQB	V_{DDQ}
G	DQ _C	DQ _C	BW _C	ADV	BWB	DQB	DQ _B
н	DQ _C	DQ _C	V _{SS}	GW	V _{SS}	DQB	DQ _B
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQD	DQ _D	V_{SS}	CLK	V_{SS}	DQ _A	DQ _A
L	DQD	DQ _D	BWD	NC	BWA	DQA	DQ _A
м	V _{DDQ}	DQD	V _{SS}	BWE	V _{SS}	DQA	V _{DDQ}
Ν	DQD	DQ _D	V _{SS}	A1	V _{SS}	DQ _A	DQ _A
Р	DQD	DQP _D	V_{SS}	A0	V_{SS}	DQPA	DQ _A
R	NC	А	MODE	V_{DD}	NC	А	NC
Т	NC	NC/72M	A	A	A	NC/36M	ZZ
U	V _{DDQ}	NC	NC	NC	NC	NC	V _{DDQ}



Pin Definitions

Name	Ю	Description
A0, A1, A	Input Synchronous	Address Inputs Used to Select One of the 128K Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. A _[1:0] feed the two-bit counter.
$\frac{\overline{BW}_{A,}}{\overline{BW}_{C}}, \frac{\overline{BW}_{B}}{\overline{BW}_{D}}$	Input Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input Synchronous	Global Write Enable Input, Active LOW . When asserted LOW on the <u>rising edge of CL</u> K, a global write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:D]}$ and BWE).
BWE	Input Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal is asserted LOW to conduct a byte write.
CLK	Input Clock	Clock Input . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input Synchronous	Chip Enable 1 Input, Active LOW . Sampled <u>on the</u> rising edge <u>of CLK</u> . Used <u>in conjunction with</u> CE_2 and CE_3 to select or deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input Synchronous	<u>Chip Enable 2 Input, Active HIGH</u> . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and \overline{CE}_3 to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input Synchronous	<u>Chip</u> Enable 3 Input, Active LOW. Sampled <u>on</u> the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input Asynchronous	Output Enable, asynchronous Input, Active LOW . Controls the direction of the IO pins. When LOW, the IO pins act as outputs. When deasserted HIGH, IO pins are tri-stated and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically incre- ments the address in a burst cycle.
ADSP	Input Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE_1 is deasserted HIGH.
ADSC	Input Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input Asynchronous	ZZ sleep Input, Active HIGH . When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. During normal operation, this pin is low or left floating. ZZ pin has an internal pull down.
DQS DQP _{A,} DQP _B DQP _{C,} DQP _D	IO Synchronous	Bidirectional Data IO lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} . When \overline{OE} is asserted LOW, the pins act as outputs. When HIGH, DQs and $DQP_{[A:D]}$ are placed in a tri-state condition.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V _{DDQ}	IO Power Supply	Power supply for the IO circuitry.
V _{SSQ}	IO Ground	Ground for the IO circuitry.



Pin Definitions (continued)

Name	Ю	Description
MODE	Input Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
NC		No Connects. Not Internally connected to the die.
NC/9M, NC/18M, NC/36M NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	No Connects . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins and are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 6.5 ns (133 MHz device).

The CY7C1345G supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wrap around burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (\overline{BWE}) and Byte Write Select ($\overline{BW}_{[A:D]}$) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, and \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise:

- 1. \overline{CE}_1 , CE_2 , and \overline{CE}_3 are all asserted active.
- 2. <u>ADSP</u> or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs are deasserted during this first cycle).

The address presented to the address inputs is latched into the address register and the burst counter or control logic and presented to the memory core. If the \overline{OE} input is asserted LOW, the requested data is available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if $\overline{CE_1}$ is HIGH.

Single Write Accesses Initiated by ADSP

Single write access is initiated when the following conditions are satisfied at clock rise:

- 1. \overline{CE}_1 , CE_2 , and \overline{CE}_3 are all asserted active
- 2. ADSP is asserted LOW.

The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW_x) are ignored during this first clock cycle. If the write inputs are asserted active (see **Write Cycle Descriptions table** for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written <u>into</u> the device. Byte <u>writes</u> are allowed. <u>D</u>uring byte writes, BW_A controls DQ_A and BW_B controls DQ_B, BW_C controls DQ_C, and BW_D controls DQ_D. All IOs are tri-stated during a byte write. Since this is a common IO device, the asynchronous OE input signal is deasserted and the IOs are tri-stated prior to the presentation of data to DQ_s. As a safety precaution, the data lines are tri-<u>stat</u>ed once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise:

- 1. \overline{CE}_1 , CE_2 , and \overline{CE}_3 are all asserted active.
- 2. ADSC is asserted LOW.
- 3. ADSP is deasserted HIGH
- 4. The write input signals (<u>GW</u>, <u>BWE</u>, and <u>BW</u>_x) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter or control logic and delivered to the memory core. The information presented to $DQ_{[D:A]}$ is written into the specified address location. Byte writes are allowed. During byte writes, \underline{BW}_A controls DQ_A , \overline{BW}_B controls DQ_B , \overline{BW}_C controls DQ_C , and \overline{BW}_D controls DQ_D . All IOs and even a byte write are tri-stated when a write is detected. Since this is a common IO device, the asynchronous \overline{OE} input signal is deasserted and the IOs are tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of \overline{OE} .



Burst Sequences

The CY7C1345G provides an on-chip two-bit wrap around burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$ and follows either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

Table 1. Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

First Address A ₁ , A ₀	Second Address A ₁ , A ₀	Third Address A ₁ , A ₀	Fourth Address A ₁ , A ₀
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. In this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The <u>device</u> is <u>deselected</u> prior to entering the sleep mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Truth Table

The truth table for CY7C1345G follows. ^[1, 2, 3, 4, 5]

Cycle Description	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Notes

- X = "Do Not Care," H = Logic HIGH, and L = Logic LOW.
 WRITE = L when any one or more Byte Write enable signals (BW_A, BW_B, BW_C, BW_D) and BWE = L or GW = L. WRITE = H when all Byte write enable signals (BW_A, BW_B, BW_C, BW_D), BWE, GW = H.
- 3.
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. The <u>SRM</u> always initiates a read <u>cycle</u> when ADSP is asserted, regardless of the state of GW, BWE, or BW_[A: D]. Writes may occur only on <u>subsequent</u> clocks after the ADSP or with the assertion of ADSC. As a result, OE is driven HIGH prior to the start of the write cycle to enable the outputs to tri-state. OE is a "Do Not Care" for the remainder of the write cycle. 4.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).



Truth Table for Read or Write

The partial truth table for read or write follows. $\left[1,\,6\right]$

Function	GW	BWE	BWD	BW _C	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte (A, DQP _A)	Н	L	Н	Н	Н	L
Write Byte (B, DQP _B)	Н	L	Н	Н	L	Н
Write Bytes (B, A, DQP _A , DQP _B)	Н	L	Н	Н	L	L
Write Byte (C, DQP _C)	Н	L	Н	L	Н	Н
Write Bytes (C, A, DQP _C , DQP _A)	Н	L	Н	L	Н	L
Write Bytes (C, B, DQP _C , DQP _B)	Н	L	Н	L	L	Н
Write Bytes (C, B, A, DQP _C , DQP _B , DQP _A)	Н	L	Н	L	L	L
Write Byte (D, DQP _D)	Н	L	L	Н	Н	Н
Write Bytes (D, A, DQP _D , DQP _A)	Н	L	L	Н	Н	L
Write Bytes (D, B, DQP _D , DQP _A)	Н	L	L	Н	L	Н
Write Bytes (D, B, A, DQP _D , DQP _B , DQP _A)	Н	L	L	Н	L	L
Write Bytes (D, B, DQP _D , DQP _B)	Н	L	L	L	Н	Н
Write Bytes (D, B, A, DQP _D , DQP _C , DQP _A)	Н	L	L	L	Н	L
Write Bytes (D, C, A, DQP _D , DQP _B , DQP _A)	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х



Maximum Ratings

Exceeding the maximum ratings may shorten the battery life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V _{DD} Relative to GND0.5V to +4.6V
Supply Voltage on V_{DDQ} Relative to GND–0.5V to +V _{DD}
DC Voltage Applied to Outputs
in tri-state–0.5V to V _{DDQ} + 0.5V

DC Input Voltage	. –0.5V to V _{DD} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V	2.5V –5%
Industrial	–40°C to +85°C	-5%/+10%	to V _{DD}

Electrical Characteristics

Over the Operating Range ^[7, 8]

Parameter	Description	Test Condi	tions	Min	Max	Unit
V _{DD}	Power Supply Voltage			3.135	3.6	V
V _{DDQ}	IO Supply Voltage			2.375	V _{DD}	V
V _{OH}	Output HIGH Voltage	for 3.3V IO, I _{OH} = -4.0 mA		2.4		V
		for 2.5V IO, I _{OH} = -1.0 mA		2.0		V
V _{OL}	Output LOW Voltage	for 3.3V, IO, I _{OL} = 8.0 mA			0.4	V
		for 2.5V IO, I _{OL} = 1.0 mA			0.4	V
V _{IH}	Input HIGH Voltage	for 3.3V IO		2.0	V _{DD} + 0.3V	V
		for 2.5V IO		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[7]	for 3.3V IO		-0.3	0.8	V
		for 2.5V IO		-0.3	0.7	V
Ι _X	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V _{SS}		-30		μA
		Input = V _{DD}			5	μA
	Input Current of ZZ	Input = V _{SS}		-5		μA
		Input = V _{DD}			30	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled		-5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	$V_{DD} = Max, I_{OUT} = 0 mA,$	7.5 ns cycle, 133 MHz		225	mA
		$f = f_{MAX} = 1/t_{CYC}$	10 ns cycle, 100 MHz		205	mA
I _{SB1}	Automatic CE Power down Current—TTL Inputs	Max V _{DD} , Device Deselected,	7.5 ns cycle, 133 MHz		90	mA
		$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = f _{MAX} , inputs switching	10 ns cycle, 100 MHz		80	mA
I _{SB2}	Automatic CE Power down Current—CMOS Inputs	$\begin{array}{l} Max \; V_{DD}, \; Device \; Deselected, \\ V_{IN} \geq V_{DD} - 0.3 V \; or \; V_{IN} \leq 0.3 V, \\ f = 0, \; inputs \; static \end{array}$	All speeds		40	mA
I _{SB3}	Automatic CE Power down	Max V _{DD} , Device Deselected,	7.5 ns cycle, 133 MHz		75	mA
	Current—CMOS Inputs	$V_{IN} \ge V_{DDQ} - 0.3V \text{ or } V_{IN} \le 0.3V$, f = f _{MAX} , inputs switching	10 ns cycle, 100 MHz		65	mA
I _{SB4}	Automatic CE Power down Current—TTL Inputs	$ \begin{array}{l} \text{Max } V_{DD}, \text{ Device Deselected,} \\ V_{IN} \geq V_{DD} - 0.3 \text{V or } V_{IN} \leq 0.3 \text{V,} \\ \text{f = 0, inputs static} \end{array} $			45	mA

Notes

7. Overshoot: $V_{IL}(AC) < V_{DD} + 1.5V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 8. $T_{Power up}$: Assumes a linear ramp from 0V to $V_{DD}(min)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz,	5	5	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V.$ $V_{DDO} = 3.3V$	5	5	pF
C _{IO}	Input or Output Capacitance	VDDQ 0.0V	5	7	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and	30.32	34.1	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	procedures for measuring thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W

AC Test Loads and Waveforms





Switching Characteristics

Over the Operating Range ^[9, 10]

Parameter	Description	-133		-100		Unit		
	Description		Max	Min	Max			
t _{POWER}	V _{DD} (Typical) to the first Access ^[11]	1		1		ms		
Clock								
t _{CYC}	Clock Cycle Time	7.5		10		ns		
t _{CH}	Clock HIGH	2.5		4.0		ns		
t _{CL}	Clock LOW	2.5		4.0		ns		
Output Times								
t _{CDV}	Data Output Valid After CLK Rise		6.5		8.0	ns		
t _{DOH}	Data Output Hold After CLK Rise	2.0		2.0		ns		
t _{CLZ}	Clock to Low Z ^[12, 13, 14]	0		0		ns		
t _{CHZ}	Clock to High Z ^[12, 13, 14]		3.5		3.5	ns		
t _{OEV}	OE LOW to Output Valid		3.5		3.5	ns		
t _{OELZ}	OE LOW to Output Low Z ^[12, 13, 14]	0		0		ns		
t _{OEHZ}	OE HIGH to Output High Z ^[12, 13, 14]		3.5		3.5	ns		
Setup Times	Setup Times							
t _{AS}	Address Setup Before CLK Rise	1.5		2.0		ns		
t _{ADS}	ADSP, ADSC Setup Before CLK Rise			2.0		ns		
t _{ADVS}	ADV Setup Before CLK Rise	1.5		2.0		ns		
t _{WES}	$\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{x}$ Setup Before CLK Rise	1.5		2.0		ns		
t _{DS}	Data Input Setup Before CLK Rise	1.5		2.0		ns		
t _{CES}	Chip Enable Setup	1.5		2.0		ns		
Hold Times	Hold Times							
t _{AH}	Address Hold After CLK Rise	0.5		0.5		ns		
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.5		0.5		ns		
t _{WEH}	$\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{x}$ Hold After CLK Rise	0.5		0.5		ns		
t _{ADVH}	ADV Hold After CLK Rise	0.5		0.5		ns		
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		ns		
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		ns		

Notes

9. Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V. 10. Test conditions shown in (a) of Latch up Current >200 mA unless otherwise noted. 11. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} (minimum) initially before a read or write operation is

12. t_{CHLZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady state voltage.
13. At any voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions. 14. This parameter is sampled and not 100% tested.



Timing Diagrams

Figure 1 shows the read cycle timing. ^[15]



Note: 15. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Timing Diagrams (continued)

Figure 2 shows the write cycle timing. ^[15, 16]



Figure 2. Write Cycle Timing



Timing Diagrams (continued)

Figure 3 shows the read and write timing. ^[16, 17, 18]

Figure 3. Read/Write Timing





Timing Diagrams (continued)

Figure 4 shows the ZZ mode timing. ^[19, 20]

Figure 4. ZZ Mode Timing



Notes: 19. Device must be deselected when entering ZZ mode. See "Truth Table" on page 8 for all possible signal conditions to deselect the device. 20. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1345G-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1345G-133BGC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1345G-133BGXC		119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1345G-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1345G-133BGI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1345G-133BGXI		119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
100	CY7C1345G-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1345G-100BGC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1345G-100BGXC		119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1345G-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1345G-100BGI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1345G-100BGXI	1	119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	



Package Diagrams





Package Diagrams (continued)

Figure 6.119-Ball BGA (14 x 22 x 2.4 mm), 51-85115





51-85115-*B



Document History Page

Document Title: CY7C1345G, 4-Mbit (128K x 36) Flow Through Sync SRAM Document Number: 38-05517						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	224365	See ECN	RKF	New datasheet		
*A	278513	See ECN	VBL	Deleted 66 MHz Changed TQFP package to Pb-free TQFP in Ordering Information section Added BG Pb-free package		
*В	333626	See ECN	SYT	Modified Address Expansion balls in the pinouts for 100 TQFP and 119 BGA Packages as per JEDEC standards and updated the Pin Definitions accordingly Modified V_{OL} , V_{OH} test conditions Replaced 'Snooze' with 'Sleep' Removed 117 MHz speed bin Replaced TBDs for Θ_{JA} and Θ_{JC} to their respective values on the Thermal Resis- tance table Removed comment on the availability of BG Pb-free package Updated the Ordering Information by shading and unshading MPNs as per availability		
*C	418633	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$. Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$ Modified Input Load to Input Leakage Current except ZZ and MODE in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Infor- mation table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information		
*D	480124	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V _{DDQ} Relative to GND Updated the Ordering Information table.		
*E	1274724	See ECN	VKN	Corrected Write Cycle timing waveform		

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05517 Rev. *E

Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.