

### 300-W STEREO / 400-W MONO PurePath™ HD DIGITAL-INPUT POWER STAGE

Check for Samples: TAS5631B

#### **FEATURES**

- PurePath™ HD Enabled Integrated Feedback Provides:
  - Signal Bandwidth up to 80 kHz for High-Frequency Content From HD Sources
  - Ultralow 0.03% THD at 1 W Into 4  $\Omega$
  - Flat THD at All Frequencies for Natural Sound
  - 80-dB PSRR (BTL, No Input Signal)
  - >100-dB (A-weighted) SNR
  - Click- and Pop-Free Start-Up
- Multiple Configurations Possible on the Same PCB With Stuffing Options:
  - Mono Parallel Bridge-Tied Load (PBTL)
  - Stereo Bridge-Tied Load (BTL)
  - 2.1 Single-Ended Stereo Pair and Bridge-Tied Load Subwoofer
  - Quad Single-Ended Outputs
- Total Output Power at 10% THD+N
  - 400 W per Channel in Mono PBTL Configuration
  - 300 W per Channel in Stereo BTL Configuration
  - 145 W per Channel in Quad Single-Ended Configuration
- High-Efficiency Power Stage (>88%) With 60mΩ Output MOSFETs
- Two Thermally Enhanced Package Options:
  - PHD (64-Pin QFP)
  - DKD (44-Pin PSOP3)
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short-Circuit Protection) With Error Reporting
- EMI Compliant When Used With Recommended System Design

#### **APPLICATIONS**

- Mini Combo System
- AV Receivers
- DVD Receivers
- Active Speakers

#### DESCRIPTION


The TAS5631B is a high-performance PWM input class-D amplifier with integrated closed-loop feedback technology (known as PurePath HD technology) with the ability to drive up to 300 W  $^{(1)}$  stereo into 4- $\Omega$  to 8- $\Omega$  speakers from a single 50-V supply.

PurePath HD technology enables traditional AB-amplifier performance (<0.03% THD) levels while providing the power efficiency of traditional class-D amplifiers.

Unlike traditional class-D amplifiers, the distortion curve does not increase until the output levels move into clipping.

PurePath HD technology enables lower idle losses, making the device even more efficient.

**Note 1.** Achievable output power levels are dependent on the thermal configuration of the target application. A high-performance thermal interface material between the package exposed heat slug and the heat sink should be used to achieve high output-power levels.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath HD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


#### **DEVICE INFORMATION**

#### **Pin Assignment**

Both package types contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.



#### PIN ONE LOCATION PHD PACKAGE



Submit Documentation Feedback



#### **MODE SELECTION PINS**

N	MODE PINS		PWM INPUT <sup>(1)</sup>	OUTPUT	DECORPORION			
М3	M2	M1	PWWINPUI\"	CONFIGURATION	DESCRIPTION			
0	0	0	2N	2 × BTL	AD mode	AD mode		
0	0	1	_	_	Reserved			
0	1	0	2N	2 × BTL	BD mode			
0	1	1	1N	1 × BTL +2 × SE	AD mode			
1	0	0	1N	4 × SE	AD mode			
					INPUT_C <sup>(2)</sup>	INPUT_D <sup>(2)</sup>		
1	0	1	2N IN	1 x PBTL	0	0	AC mode	
					1	0	BD mode	
1	1	0		Poor	an rod			
1	1	1		Reserved				

<sup>(1)</sup> The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.

#### THERMAL INFORMATION

	THERMAL METRIC (1)(2)	TAS		
	THERMAL METRIC***	PHD (64 Pins)	DKD (44 Pins)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	8.5	9.3	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	0.2	0.6	
θ <sub>JB</sub>	Junction-to-board thermal resistance	20.6	3.7	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.2	1.3	3C/VV
Ψјв	Junction-to-board characterization parameter	0.73	3.5	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	8.2	19.1	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### Table 1. ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE	DESCRIPTION
0°C-70°C	TAS5631BPHD	64-pin HTQFP
0°C-70°C	TAS5631BDKD	44-pin PSOP3

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

<sup>(2)</sup> INPUT\_C and INPUT\_D are used to select between a subset of AD and BD mode operations in PBTL mode.

<sup>(2)</sup> Thermal model data was performed using a 40 x 40 x 90mm heat-sink



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

		UNIT			
VDD to AGND		-0.3 to 13.2	V		
GVDD to AGND	-0.3 to 13.2	V			
PVDD_X to GND_X <sup>(2)</sup>		-0.3 to 69	V		
PVDD_X to GND_X; DC voltage		-0.3 to 57	V		
OUT_X to GND_X <sup>(2)</sup>		-0.3 to 69	V		
BST_X to GND_X <sup>(2)</sup>		-0.3 to 82.2	V		
BST_X to GVDD_X <sup>(2)</sup>		-0.3 to 69	V		
VREG to AGND		-0.3 to 4.2	V		
GND_X to GND		-0.3 to 0.3	V		
GND_X to AGND		-0.3 to 0.3	V		
GND to AGND		-0.3 to 0.3	V		
OC_ADJ, M1, M2, M3, OSC_IO+, OS PSU_REF to GND	SC_IO-, FREQ_ADJ, VI_CM, C_STARTUP,	-0.3 to 4.2	V		
INPUT_X, RESET, SD, OTW1, OTW2	2, CLIP, READY to GND	-0.3 to 7	V		
Maximum continuous sink current (SE	O, OTW1, OTW2, CLIP, READY)	9	mA		
Maximum operating junction tempera	0 to 150	°C			
Storage temperature, T <sub>stg</sub>	-40 to 125	°C			
Electrostatic discharge	Human-body model (3) (all pins)	±2	kV		
Electrostatic discharge	Charged-device model (3) (all pins)	±500	V		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These voltages represents the dc voltage + peak ac waveform measured at the terminal of the device in all conditions.

#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage	25	50	52.5	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	V
R <sub>L</sub> (BTL)			3.5	4		
R <sub>L</sub> (SE) (2)	Load impedance (1)	Output filter according to schematics in the application information section.	1.8	2		Ω
R <sub>L</sub> (PBTL) (2)		application information section.		3		
L <sub>OUTPUT</sub> (BTL)			7	10		
L <sub>OUTPUT</sub> (SE) (2)	Output filter inductance (1)	Minimum output inductance at I <sub>OC</sub>		15		μΗ
L <sub>OUTPUT</sub> (PBTL) <sup>(2)</sup>			7	10		
f <sub>PWM</sub>	PWM frame rate		352	384	500	kHz
	Overcurrent-protection-programming resistor,	64-pin QFP package (PHD)	22		33	
R <sub>OCP</sub>	cycle-by-cycle mode	44-Pin PSOP3 package (DKD)	24		33	kΩ
	Overcurrent-protection-programming resistor, latching mode	PHD or DKD	47		68	
T <sub>J</sub>	Junction temperature		0		125	°C

<sup>(1)</sup> Values are for actual measured impedance over all combinations of tolerance, current and temperature and not simply the component rating.

<sup>(3)</sup> Failure to follow good anti-static ESD handling during manufacture and rework contributes to device malfunction. Make sure the operators handling the device are adequately grounded through the use of ground straps or alternative ESD protection.

<sup>(2)</sup> See additional details for SE and PBTL in the System Design Considerations section.



### **PIN FUNCTIONS**

	PIN		40	
NAME	PHD NO.	DKD NO.	Function <sup>(1)</sup>	DESCRIPTION
AGND	8	10	Р	Analog ground
BST_A	54	43	Р	HS bootstrap supply (BST); external 0.033-μF capacitor to OUT_A required
BST_B	41	34	Р	HS bootstrap supply (BST); external 0.033-µF capacitor to OUT_B required
BST_C	40	33	Р	HS bootstrap supply (BST); external 0.033-µF capacitor to OUT_C required
BST_D	27	24	Р	HS bootstrap supply (BST); external 0.033-µF capacitor to OUT_D required
CLIP	18	_	0	Clipping warning; open drain; active-low
C_STARTUP	3	5	0	Start-up ramp requires a charging capacitor of 4.7 nF to AGND.
TEST	12	14	Į.	Connect to VREG node
GND	7, 23, 24, 57, 58	9	Р	Ground
GND_A	48, 49	38	Р	Power ground for half-bridge A
GND_B	46, 47	37	Р	Power ground for half-bridge B
GND_C	34, 35	30	Р	Power ground for half-bridge C
GND_D	32, 33	29	Р	Power ground for half-bridge D
GVDD_A	55	_	Р	Gate drive voltage supply requires 0.1-µF capacitor to AGND.
GVDD_B	56	_	Р	Gate drive voltage supply requires 0.1-µF capacitor to AGND.
GVDD_C	25	_	Р	Gate drive voltage supply requires 0.1-µF capacitor to AGND.
GVDD_D	26	_	Р	Gate drive voltage supply requires 0.1-µF capacitor to AGND.
GVDD_AB	_	44	Р	Gate drive voltage supply requires 0.22-µF capacitor to AGND.
GVDD_CD	_	23	Р	Gate drive voltage supply requires 0.22-µF capacitor to AGND.
INPUT_A	4	6	1	Input signal for half-bridge A
INPUT_B	5	7	1	Input signal for half-bridge B
INPUT_C	10	12	1	Input signal for half-bridge C
INPUT_D	11	13	1	Input signal for half-bridge D
M1	20	20	1	Mode selection
M2	21	21	1	Mode selection
M3	22	22	1	Mode selection
NC	59–62	-	_	No connect; pins may be grounded.
NC	13, 14	15, 16	_	No connect; pins may be grounded.
OC_ADJ	1	3	0	Analog overcurrent programming pin requires resistor to ground.
OTW	_	18	0	Overtemperature warning signal, open-drain, active-low
OTW1	16	_	0	Overtemperature warning signal, open-drain, active-low
OTW2	17	_	0	Overtemperature warning signal, open-drain, active-low
OUT_A	52, 53	39, 40	0	Output, half-bridge A
OUT_B	44, 45	36	0	Output, half-bridge B
OUT_C	36, 37	31	0	Output, half-bridge C
OUT_D	28, 29	27, 28	0	Output, half-bridge D
PSU_REF	63	1	Р	PSU reference requires close decoupling of 4.7 µF to AGND.
PVDD_A	50, 51	41, 42	Р	Power-supply input for half-bridge A requires close decoupling with 2.2µF capacitor to GND_A.
PVDD_B	42, 43	35	Р	Power-supply input for half-bridge B requires close decoupling with 2.2µF capacitor to GND_B.
PVDD_C	38, 39	32	Р	Power-supply input for half-bridge C requires close decoupling with 2.2µF capacitor to GND_C.
PVDD_D	30, 31	25, 26	Р	Power-supply input for half-bridge D requires close decoupling with 2.2µF capacitor to GND_D.
READY	19	19	0	Normal operation; open-drain; active-high
RESET	2	4	1	Device reset input; active-low
SD	15	17	0	Shutdown signal; open-drain, active-low
VDD	64	2	Р	Power supply for digital voltage regulator requires a 47- $\mu$ F capacitor in parallel with a 0.1- $\mu$ F capacitor to GND for decoupling.
VI_CM	6	8	0	Analog comparator reference node requires close decoupling of 4.7 µF to AGND.

Product Folder Links: TAS5631B


#### (1) I = Input, O = Output, P = Power



#### **PIN FUNCTIONS (continued)**

PIN			Function <sup>(1)</sup>	DESCRIPTION
NAME	PHD NO.	DKD NO.	Function . 7	DESCRIPTION
VREG	9	11	Р	Digital regulator supply filter pin requires 0.1-µF capacitor to AGND.


#### TYPICAL SYSTEM BLOCK DIAGRAM



(1) Logic AND is inside or outside the microcontroller.



#### **FUNCTIONAL BLOCK DIAGRAM**





#### **AUDIO CHARACTERISTICS (BTL)**

Audio performance is recorded as a chipset consisting of a TAS5518 PWM processor (modulation index limited to 97.7%) and a TAS5631B power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 22$  k $\Omega$ ,  $T_C = 75$ °C; output filter:  $L_{DEM} = 10 \mu$ H,  $C_{DEM} = 680$  nF, MODE = 000, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 4 \Omega$ , 10% THD+N, clipped input signal	300		
		$R_L = 6 \Omega$ , 10% THD+N, clipped input signal	210		
6	Davier autout non abound	$R_L = 8 \Omega$ , 10% THD+N, clipped input signal	160		147
Po	Power output per channel	$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	240		W
		$R_L = 6 \Omega$ , 1% THD+N, unclipped input signal	160		
		$R_L = 8 \Omega$ , 1% THD+N, unclipped input signal	125		
THD+N	Total harmonic distortion + noise	1 W	0.03%		
V <sub>n</sub>	Output integrated noise	A-weighted, TAS5518 modulator	180		μV
V <sub>os</sub>	Output offset voltage	No signal	15	40	mV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5518 modulator	103		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103		dB
P <sub>idle</sub>	Power dissipation due to idle losses (I <sub>PVDD_X</sub> )	P <sub>O</sub> = 0, all channels switching <sup>(2)</sup>	3.9		W

- (1) SNR is calculated relative to 1% THD-N output level.
- (2) Actual system idle losses also are affected by core losses of output inductors.

#### **AUDIO SPECIFICATION (Single-Ended Output)**

Audio performance is recorded as a chipset consisting of a TAS5086 PWM processor (modulation index limited to 97.7%) and a TAS5631B power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V,  $R_L = 2 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 22$  k $\Omega$ ,  $T_C = 75$ °C; output filter:  $L_{DEM} = 7 \mu$ H,  $C_{DEM} = 470$  nF, MODE = 100, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 2 \Omega$ , 10%, THD+N, clipped input signal	145		
		$R_L = 3 \Omega$ , 10%, THD+N, clipped input signal	100		
D	Davis autout nor shannel	$R_L = 4 \Omega$ , 10%, THD+N, clipped input signal	75		W
Po	Power output per channel	$R_L = 2 \Omega$ , 1% THD+N, unclipped input signal	110	VV	
		$R_L = 3 \Omega$ , 1% THD+N, unclipped input signal	75		
		$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	55		
THD+N	Total harmonic distortion + noise	1 W	0.04%		
V <sub>n</sub>	Output integrated noise	A-weighted, TAS5086 modulator	140		μV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5086 modulator	100		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5086 modulator	100		dB
P <sub>idle</sub>	Power dissipation due to idle losses (I <sub>PVDD_X</sub> )	P <sub>O</sub> = 0, 4 channels switching <sup>(2)</sup>	3		W

- (1) SNR is calculated relative to 1% THD-N output level.
- (2) Actual system idle losses are affected by core losses of output inductors.



#### **AUDIO SPECIFICATION (PBTL)**

Audio performance is recorded as a chipset consisting of a TAS5086 PWM processor (modulation index limited to 97.7%) and a TAS5631B power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V, R<sub>L</sub> = 3  $\Omega$ , f<sub>S</sub> = 384 kHz, R<sub>OC</sub> = 22 k $\Omega$ , T<sub>C</sub> = 75°C; output filter: L<sub>DEM</sub> = 10  $\mu$ H, C<sub>DEM</sub> = 680 nF, MODE = 100-00, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 3 \Omega$ , 10%, THD+N, clipped input signal	400		
Б	Dower output per channel	$R_L = 4 \Omega$ , 10%, THD+N, clipped input signal	300		W
Po	Power output per channel	$R_L = 3 \Omega$ , 1% THD+N, unclipped input signal	310		VV
		$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	230		
THD+N	Total harmonic distortion + noise	1 W	0.03%		
V <sub>n</sub>	Output integrated noise	A-weighted, TAS5518 modulator	170		μV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5518 modulator	103		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5086 modulator	103		dB
P <sub>idle</sub>	Power dissipation due to idle losses (I <sub>PVDD_X</sub> )	P <sub>O</sub> = 0, 4 channels switching <sup>(2)</sup>	3.7		W

<sup>(1)</sup> SNR is calculated relative to 1% THD-N output level.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.



#### **ELECTRICAL CHARACTERISTICS**


PVDD\_X = 50V, GVDD\_X = 12 V, VDD = 12V, T<sub>C</sub> (case temperature) = 75°C, f<sub>S</sub> = 384 kHz, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VO	DLTAGE REGULATOR AND CURRENT CONSU	JMPTION				
VREG	Voltage regulator, only used as reference node, VREG	VDD = 12 V	3	3.3	3.6	V
VI_CM	Analog comparator reference node, VI_CM		1.5	1.75	1.9	V
1	VDD comply correct	Operating, 50% duty cycle		22.5		A
I <sub>VDD</sub>	VDD supply current	Idle, reset mode		22.5		mA
	Gate-supply current per half-bridge	50% duty cycle		12.5		mA
I <sub>GVDD_x</sub>	Gate-supply current per nan-bridge	Reset mode		1.5		IIIA
I <sub>PVDD_x</sub>	Half-bridge idle current	50% duty cycle without output filter or load		19.5		mA
		Reset mode, no switching		750		μΑ
OUTPUT-STA	GE MOSFETs		ı			
	Drain-to-source resistance, low side (LS)	T <sub>J</sub> = 25°C, excludes metallization		60	100	mΩ
R <sub>DS(on)</sub>	Drain-to-source resistance, high side (HS)	resistance, GVDD = 12 V		60	100	mΩ
I/O PROTECT	ION	12:22 .2.				
$V_{uvp,G}$	Undervoltage protection limit, GVDD_X, VDE	)		9.5		V
V <sub>uvp,hyst</sub> (1)	3.7			0.6		V
OTW1 <sup>(1)</sup>	Overtemperature warning 1		95	100	105	°C
OTW2 <sup>(1)</sup>	Overtemperature warning 2		115	125	135	°C
OTW <sub>hyst</sub> (1)	Temperature drop needed below OTW temperent		25		°C	
(1)	Overtemperature error		145	155	165	°C
OTE <sup>(1)</sup>	OTE-OTW differential			30		°C
OTE <sub>HYST</sub> (1)	A reset must occur for SD to be released foll	owing an OTE event		25		°C
OLPC	Overload protection counter	f <sub>PWM</sub> = 384 kHz		2.6		ms
	O	Nominal peak current in 1- $\Omega$ load, 64-pin QFP package (PHD) $R_{OCP} = 22 \text{ k}\Omega$		15		А
loc	Overcurrent limit	Nominal peak current in 1- $\Omega$ load, 44-pin PSOP3 package (DKD) $R_{OCP} = 24 \text{ k}\Omega$		15		А
	Overcurrent latched	Nominal peak current in 1- $\Omega$ load, R <sub>OCP</sub> = 47 k $\Omega$		15		Α
I <sub>PD</sub>	Internal pulldown resistor at output of each half-bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.		3		mA
STATIC DIGIT	AL SPECIFICATIONS					,
$V_{IH}$	High-level input voltage	INPUT X, M1, M2, M3, RESET	1.9			V
$V_{IL}$	Low-level input voltage				1.45	V
$I_{lkg}$	Input leakage current				100	μΑ
OTW/SHUTDO	· /		T			Γ
R <sub>INT_PU</sub>	Internal pullup resistance, OTW, OTW1, OTW2, CLIP, READY, SD to VREG		20	26	33	kΩ
V <sub>OH</sub>	High-level output voltage	Internal pullup resistor  External pullup of 4.7 kΩ to 5 V	3 4.5	3.3	3.6 5	V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 4 mA		200	500	mV
FANOUT	Device fanout OTW, OTW1, OTW2, SD, CLIP, READY	No external pullup		30		devices

(1) Specified by design



### TYPICAL CHARACTERISTICS, BTL CONFIGURATION








Figure 2.




Figure 3.




Figure 4.

Copyright © 2010–2012, Texas Instruments Incorporated

Submit Documentation Feedback

Figure 5.



### TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)







Figure 6.



#### TYPICAL CHARACTERISTICS, SE CONFIGURATION

1 Channel Driven






Figure 9.






Figure 10.

**NSTRUMENTS** 

### TYPICAL CHARACTERISTICS, PBTL CONFIGURATION








Figure 13.



#### APPLICATION INFORMATION

#### PCB MATERIAL RECOMMENDATION

FR-4 2-oz. (70  $\mu$ m) glass epoxy material is recommended for use with the TAS5631B. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace resistance).

#### PVDD CAPACITOR RECOMMENDATION

The large capacitors used in conjunction with each full bridge are referred to as the PVDD capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well-designed system power supply,  $1000 \, \mu F$ ,  $63 \, V$  support more applications. The PVDD capacitors should be low-ESR type due to high ripple current.

#### **DECOUPLING CAPACITOR RECOMMENDATION**

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good-quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 2.2-µF capacitor that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 63 V is required for use with a 50-V power supply.



#### SYSTEM DESIGN RECOMMENDATIONS

The following schematics and PCB layouts illustrate best practices in the use of the TAS5631B.




Figure 14. Typical Differential (2N) BTL Application With BD Modulation Filters






Figure 15. Typical Differential (2N) BTL Application With BD Modulation Filters






Figure 16. Typical SE Application

Submit Documentation Feedback

Copyright © 2010–2012, Texas Instruments Incorporated






Figure 17. Typical 2.1 System (2N) Input BTL and (1N) Input SE Application






Figure 18. Typical Differential Input BTL Application With BD Modulation Filters, DKD Package

Submit Documentation Feedback

Copyright © 2010–2012, Texas Instruments Incorporated



#### THEORY OF OPERATION

#### **POWER SUPPLIES**

To facilitate system design, the TAS5631B needs only a 12-V supply in addition to the (typical) 50-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path, including gate drive and output stage, is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate-drive supply pins (GVDD\_X), bootstrap pins (BST\_X), and power-stage supply pins (PVDD\_X). Furthermore, an additional pin (VDD) is provided as a supply for all common circuits. Although supplied from the same 12-V source, it is highly recommended to separate GVDD\_A, GVDD\_B, GVDD\_C, GVDD\_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300 kHz to 400 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X pin is decoupled with a 2.2-µF ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5631B reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5631B is fully protected against erroneous power-stage turnon due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the Recommended Operating Conditions table of this data sheet).

#### SYSTEM POWER-UP/POWER-DOWN SEQUENCE

#### **Powering Up**

The TAS5631B does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is recommended to hold RESET in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

#### **Powering Down**

The TAS5631B does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.



#### ERROR REPORTING

The SD, OTW1, and OTW2 pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the  $\overline{SD}$  pin going low. Likewise,  $\overline{OTW}$  and  $\overline{OTW2}$  go low when the device junction temperature exceeds 125°C and  $\overline{OTW1}$  goes low when the junction temperature exceeds 100°C (see the following table).

SD	OTW1	OTW2,	DESCRIPTION
0	0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	0	1	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 100°C (overtemperature warning)
0	1	1	Overload (OLP) or undervoltage (UVP)
1	0	0	Junction temperature higher than 125°C (overtemperature warning)
1	0	1	Junction temperature higher than 100°C (overtemperature warning)
1	1	1	Junction temperature lower than 100°C and no OLP or UVP faults (normal operation)

#### **NOTE**

Aasserting RESET low forces the SD signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system microcontroller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both  $\overline{SD}$  and  $\overline{OTW}$  outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the Electrical Characteristics table of this data sheet for further specifications).

#### **DEVICE PROTECTION SYSTEM**

The TAS5631B contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5631B responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the <sup>SD</sup> pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

The device functions on errors, as shown in the following table.

BTL Mo	ode	PBLT N	/lode	SE Mode			
Local Error In	Turns Off	Local Error In	Turns Off	Local Error In	Turns Off		
Α	A . D	Α		Α	A . D		
В	A + B	В		В	A + B		
С	0 0	С	A + B + C + D	С	0 5		
D	C + D	D		D	C + D		

Bootstrap UVP does not shut down according to the table; it shuts down the respective half-bridge.

#### NOTE

In PBTL mode the device is protected against overload and load shorts, but shorting to GND or PVDD during high load is not recommended

Product Folder Links: TAS5631B

Copyright © 2010-2012, Texas Instruments Incorporated



#### PIN-TO-PIN SHORT-CIRCUIT PROTECTION (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT\_X) is shorted to GND\_X or PVDD\_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter, whereas PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup, i.e., when VDD is supplied; consequently, a short to either GND\_X or PVDD\_X after system startup does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two-step sequence. The first step ensures that there are no shorts from OUT\_X to GND\_X; the second step tests that there are no shorts from OUT\_X to PVDD\_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is <15 ms/µF. While the PPSC detection is in progress, \$\overline{SD}\$ is kept low, and the device does not react to changes applied to the RESET pin. If no shorts are present, the PPSC detection passes, and \$\overline{SD}\$ is released. A device reset does not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations; the detection is not performed in SE mode. To make sure not to trip the PPSC detection system, it is recommended not to insert resistive load between OUT X and GND X or PVDD X.

#### **OVERTEMPERATURE PROTECTION**

The two different package options have individual overtemperature protection schemes.

#### **PHD Package**

The TAS5631B PHD package option has a three-level temperature-protection system that asserts an active-low warning signal (OTW1) when the device junction temperature exceeds 100°C (typical), (OTW2) when the device junction temperature exceeds 155°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is <u>put</u> into thermal shutdown, resulting in all half-bridge outputs being set in <u>the high-impedance</u> (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation. For highest reliability, the RESET should not be asserted until OTW1 has cleared.

#### **DKD Package**

The TAS5631B <u>DKD</u> package option has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device <u>is put into thermal shutdown</u>, resulting in all half-bridge outputs being set in <u>the high-impedance</u> (Hi-Z) state and <u>SD</u> being asserted low. <u>OTE</u> is latched in this case. To <u>clear the OTE</u> latch, <u>RESET</u> must be asserted. It is recommended to wait until <u>OTW</u> has cleared before asserting <u>RESET</u>. Thereafter, the device resumes normal operation.

#### UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR)

The UVP and POR circuits of the TAS5631B fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach values stated in the Electrical Characteristics table. Although GVDD\_X and VDD are independently monitored, a supply-voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and SD being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

#### **DEVICE RESET**

When RESET is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high-impedance state when asserting the reset input low. Asserting the reset input low removes any fault information to be signaled on the SD output, i.e., SD is forced high. A rising-edge transition on the reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of SD.



#### SYSTEM DESIGN CONSIDERATIONS

A rising-edge transition on the reset input allows the device to execute the startup sequence and start switching.

Apply only audio when the state of READY is high; that starts and stops the amplifier without having audible artifacts that are heard in the output transducers. If an overcurrent protection event is introduced, the READY signal goes low; hence, filtering is needed if the signal is intended for audio muting in non-microcontroller systems.

The CLIP signal indicates that the output is approaching clipping. The signal can be used either to activate a volume decrease or to signal an intelligent power supply to increase the rail voltage from low to high for optimum efficiency.

The device inverts the audio signal from input to output.

The VREG pin is not recommended to be used as a voltage source for external circuitry.

#### Click and Pop in SE-Mode

The BTL startup has low click and pop due to the trimmed output dc offset, see the AUDIO CHARACTERISTICS (BTL) table.

The startup of the BTL+2 x SE system (Figure 17) or 4xSE (Figure 16) is more difficult to get click and pop free, than the pure BTL solution; therefore, evaluating the resulting click and pop before designing in the device is recommended.

#### **PBTL Overload and Short Circuit**


The TAS5631B has extensive overload and short circuit protection. In BTL and SE mode, it is fully protected against speaker terminal overloads, and terminal-to-terminal short circuit, and short circuit to GND or PVDD. The protection works by limiting the current, by flipping the state of the output MOSFET's; thereby, ramping currents down in the inductor. This only works when the inductor is NOT saturated, the recommended minimum inductor values are listed in RECOMMENDED OPERATING CONDITIONS table. In BTL mode, the short circuit currents can reach more than 15A, so when connecting the device in PBTL mode (Mono), the currents double – that is more than 30 A, and with these high currents, the protection system will limit PBTL speaker overloads, terminal-to-terminal shorts, and terminal-to-GND shorts. PBTL mode short circuit to PVDD is not recommended.

#### PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have good low-impedance and -inductance return path to the power supply for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit contains high, fast-switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing for the audio input should be kept short and together with the accompanying audio source ground. It is important to keep a solid local ground area underneath the device to minimize ground bounce. It is always good practice to follow the EVM layout as a guideline,

Netlist for this printed circuit board is generated from the schematic in Figure 15.





**Note T1**: PVDD decoupling bulk capacitors C60–C64 should be as close as possible to the PVDD and GND\_X pins; the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.


**Note T2**: Close decoupling of PVDD with low-impedance X7R ceramic capacitors is placed under the heat sink and close to the pins. This is valid for C60, C61, C62, and C63.

Note T3: Heat sink must have a good connection to PCB ground.

Note T4: Output filter capacitors must be linear in the applied voltage range, and preferably metal film types.

Figure 19. Printed Circuit Board - Top Layer





**Note B1**: It is important to have a direct, low-impedance return path for high current back to the power supply. Keep impedance low from top to bottom side of PCB through a lot of ground vias.

**Note B2**: Bootstrap low-impedance X7R ceramic capacitors placed on bottom side provide a short low-inductance current loop.

Note B3: Return currents from bulk capacitors and output filter capacitors

Figure 20. Printed Circuit Board – Bottom Layer

Submit Documentation Feedback



### **REVISION HISTORY**

Cł	nanges from Original (October 2010) to Revision A	Page
•	Changed Title From: 600-W MONO To 400-W MONO	1
•	Changed Feature From: 600 W per Channel in Mono PBTL Configuration To: 400 W per Channel in Mono PBTL Configuration	
•	Changed the DKD package to Product Preview	
•	Changed the Mode Selection Pins table	
•	Replaced the PACKAGE HEAT DISSIPATION RATINGS table with the Thermal Information table	
•	Changed TAS5631BDKD From: Product Preview To; Active	
•	Added PVDD_X to GND_X; DC voltage to the Abs Max Table	
•	Changed the Abs Max storage Temperature From: -40 to 150 To: -40 to 125	
•	Added footnotes to the ROC table	4
•	Changed R <sub>L</sub> (PBLT) Min value From: 1.8 To 2.4 Ω, Typ Value From: 2 To 3 Ω	4
•	Added R <sub>OCP</sub> information to the ROC Table	
•	Changed the description of Pins PVDD_A, PVDD_B, PVDD_C, PVDD_D	5
•	AUDIO CHARACTERISTICS (BTL) table -Changed $L_{DEM} = 7 \mu H$ , to 10 $\mu H$ (Conditions statement). Changed $ V_{OS} $ values From Typ = 20 Max = 50 To: Typ = 15 MAx = 40. Changed $P_{idle}$ test conditions From: $P_O = 0$ To: $P_O = 4$	
•	Changed AUDIO CHARACTERISTICS (BTL),  V <sub>OS</sub>   - From: Typ = 20 MAx = 50 To: Typ = 15 Max = 40	8
•	Changed AUDIO CHARACTERISTICS (BTL), $P_{ldle}$ - $P_{O}$ = 4, four channels To: $P_{O}$ = 0, all channels	8
•	Changed $L_{DEM}$ = 7 $\mu H$ To: $L_{DEM}$ = 10 $\mu H$ in the AUDIO SPECIFICATION (Single-Ended Output) conditions statement	8
•	Electrical Characterics - Changed V <sub>uvp,G</sub> Typ value From: 10 To: 9.5, changed the I <sub>OC</sub> Test Conditions, Deleted I <sub>OCT</sub>	10
•	Changed I <sub>OC</sub> Typical valuesFrom: 19A To: 15A	10
•	Changed the TYPICAL CHARACTERISTICS, BTL CONFIGURATION graphs	11
•	Changed the TYPICAL CHARACTERISTICS, BTL CONFIGURATION graphs	12
•	Replaced the TYPICAL CHARACTERISTICS, PBTL CONFIGURATION graphs	14
•	Changed the PVDD CAPACITOR RECOMMENDATION section	15
•	DECOUPLING CAPACITOR RECOMMENDATION section - Changed From: 0.1-μF capacitor To: 2.2-μF capacitor	15
•	Changed Figure 14, Figure 15, Figure 16, Figure 17, and Figure 18	16
•	Added Note to the DEVICE PROTECTION SYSTEM section	22
•	Added section - Click and Pop in SE-Mode	24
•	Added section - PBTL Overload and Short Circuit	24
CI	nanges from Revision A (November 2010) to Revision B	Page
•	ChangedR <sub>INT_PU</sub> parameters From: OTW1 to VREG, OTW2 to VREG, SD to VREG To: OTW, OTW1, OTW2, CLIP READY, SD to VREG	
•	Added text to the PHD Package section	23
•	Added text to the DKD Package section	23
Cł	nanges from Revision B (November 2011) to Revision C	Page
	<u> </u>	
•	Deleted - $R_L$ = 2 $\Omega$ , 10%, THD+N, clipped input signal From $P_O$ in the Audio Specification (PBTL) table	9

www.ti.com 7-Apr-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5631BPHD	ACTIVE	HTQFP	PHD	64	90	RoHS & Green	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5631B	Samples
TAS5631BPHDR	ACTIVE	HTQFP	PHD	64	1000	RoHS & Green	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5631B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Apr-2023

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Mar-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5631BPHDR	HTQFP	PHD	64	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2023




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAS5631BPHDR	HTQFP	PHD	64	1000	350.0	350.0	43.0	



www.ti.com 21-Mar-2023

#### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS5631BPHD	PHD	HTQFP	64	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45


14 x 14, 0.8 mm pitch

PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




# PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated