UVCJ Series


5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators








- Integrated phase jitter of less than 1 ps from 12 kHz to 20 MHz
- Ideal for 10 and 40 Gigabit Ethernet and Optical Carrier applications



SUGGESTED SOLDER PAD LAYOUT



PIN 1 ENABLE

Pad1: Enable/Disable

Pad2: N/C

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML)

Pad5: Output Q (LVPECL, LVDS, CML)

Pad6: Vcc

PIN 2 ENABLE

Pad1: N/C

Pad2: Enable/Disable

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML)

Pad5: Output Q (LVPECL, LVDS, CML)

Pad6: Vcc



Ordering Information							00.0000
	UVCJ	1	8	В	L	N	MHz
Product Series —— Temperature Range							
1: 0°C to +70°C 6: -20°C to +70°C 8: 0°C to +50°C							
Stability —							
3: ±100 ppm 6: ±25 ppm							
Enable/Disable B: Enable High (pin 1) S: Enable Low (pin 1) U: No Enable/Disable	G: Enable High	h (pin :	2)				
Symmetry/Output Logi L: 45/55% LVDS H: 40/60% LVDS Package/Lead Configu N: Leadless Ceramic	P: 45/55% PEC Q: 40/60% PEC rations	CL					
Frequency (customer s	specified)						

M2013Sxxx - Contact factory for datasheet.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes			
ll	Frequency Range	F	0.75	130.	700	MHz	Condition/Notes			
l I	Operating Temperature	TA	(See ordering information)							
l I	Storage Temperature	Ts	-55 +125 °C							
l I	Frequency Stability	ΔΕ/F	(See ordering information)			See Note 1				
l I	Aging	Δi /i	(occ orden	I	I adony	Occ Note 1				
ΙI	1st Year		-3/-5	l	+3/+5	ppm	<52 MHz/ ≥52 MHz			
ΙI	Thereafter (per year)		-1/-2	l	+1/-2	ppm	<52 MHz/ ≥52 MHz			
1	Input Voltage	Vcc	3.135	3.3	3.465	V				
1 1	Input Current	lcc			i e					
1	0.75 to 24 MHz				70/30	mΑ	PECL/LVDS			
1	24 to 700 MHz				100/60	mA	PECL/LVDS			
اعا	Output Type						PECL/LVDS			
Electrical Specifications	Load						See Note 2			
<u>2</u> ,			50 Ohms to Vcc - 2 VCD				PECL Waveform			
ह			100 Ohm differential load				LVDS Waveform			
ايرا	Symmetry (Duty Cycle)		(See orderi	ng inform			@ 50% of waveform			
ايتا	Output Skew				200	ps	PECL			
흔	Differential Voltage	Vod	250	350	450	mV	LVDS			
당	Logic "1" Level	Voh	Vcc -1.02		<u> </u>	V	LVPECL			
🖮	Logic "0" Level	Vol			Vcc -1.63	V	LVPECL			
Н	Rise/Fall Time	Tr/Tf		0.35 0.50	0.55 1.0	ns ns	@ 20/80% LVPECL @ 20/80% LVDS			
	Enable Function		80% Vcc min or N/C output active 20% Vcc max: output disables to high-Z				Output Option B			
П			PECL low, GND, or N/C – output active PECL high 0 output disables to high-Z				Output Option S			
ll	Start up Time				10	ms				
	Phase Jitter (Typical) 0.75 to 49.00 MHz 50.00 to 161.00 MHz 162.00 to 239.00 MHz 240.00 to 499.00 MHz 500.00 to 700.00 MHz	φЈ		2.25 0.35 2.85 1.95 1.30		ps RMS ps RMS ps RMS ps RMS ps RMS	See Note 3 Integrated 12 kHz – 20 MHz Integrated 12 kHz – 20 MHz			
П										
턜	Mechanical Shock	MIL-STD-202, Method 213, C (100 q's)								
<u>@</u>	Vibration	MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)								
ΙĘΙ	Thermal Cycle	MIL-STD-883, Method 1010, B (-55°C to +125°C, 15 min dwell, 10 cycles)								
			MIL-STD-202. Method 112							
ĕ	Hermeticity	I MIL-STD-	202. Method	112						
Environmental	Hermeticity Solderability	MIL-STD- Per EIAJ-		112						

- 1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage and aging.
- PECL load see Load Circuit Diagram #5. LVDS load see load circuit diagram #9. Consult factory with nonstandard output load requirements.
- 3. Consult factory for phase jitter at other specific frequencies.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





