<span id="page-0-0"></span>

## Data Sheet

## **[ADAQ8092](http://www.analog.com//ADAQ8092.html)**

## 14-Bit, 105 MSPS, µModule

#### **FEATURES**

- ► Dual-channel simultaneously sampling ADC
- ► Integrated differential amplifier/ADC driver
- ► Single-ended to differential conversion
- ► [Package footprint, 7 mm × 6 mm, 72-ball CSP\\_BGA](#page-29-0)
- ► 6× footprint reduction vs. discrete solution
- $\triangleright$  On-chip reference circuitry with V<sub>OCM</sub> generation
- ► CMOS, DDR CMOS, or DDR LVDS outputs
- ► Optional data output randomizer
- ► Optional clock duty-cycle stabilizer
- ► Shutdown and nap modes
- ► Serial SPI port for configuration

#### **APPLICATIONS**

- ► Communications
- ► Cellular base stations

#### **FUNCTIONAL BLOCK DIAGRAM**

- ► GPS receiver
- ► Nondestructive testing
- ► Portable medical imaging
- ► Multichannel data acquisition

#### **GENERAL DESCRIPTION**

The ADAQ8092 is a 14-bit, 105 MSPS, high-speed dual-channel data acquisition (DAQ) μModule® solution. The device incorporates signal conditioning, an analog-to-digital (ADC) driver, a voltage reference, and an ADC in a single package via system in package (SiP) technology. μModule solutions simplify the development of high-speed data acquisition systems by transferring the design burden, component selection, optimization, and layout from the designer to the device. The ADAQ8092 enables a 6× footprint reduction.

Built-in power supply decoupling capacitors enhance power supply rejection performance, making it a robust DAQ solution. The operating temperature range of the ADAQ8092 is −40°C to +105°C.



*Figure 1.*



Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### **TABLE OF CONTENTS**





#### **REVISION HISTORY**

**7/2022—Revision 0: Initial Version**

<span id="page-2-0"></span>VCC = 3.3 V, VDD = OVDD = 1.8 V, internal reference, Channel 1 input voltage (V<sub>IN1P</sub>), Channel 2 input voltage (V<sub>IN2P</sub>) = 0.1 V p-p (refer to [Figure 33\)](#page-27-0), SENSE = 0 V, sampling frequency (f $_{\rm S}$ ) = 90 MSPS, all specifications are at T<sub>AMB</sub> = 25°C, unless otherwise noted.



#### *Table 1.*



<span id="page-4-0"></span>



<sup>1</sup> FS is full scale.

<sup>2</sup> Guaranteed by design; not subject to test.

 $3$  The actual value for  $I_{\rm OVDD}$  is a function of parasitic capacitance on the data lines and is ideally less than 5 pF to ground per line.

### **TIMING SPECIFICATIONS**

VDD = OVDD = 1.8 V, f<sub>S</sub> = 105 MHz, LVDS outputs, differential ENC+/ENC− = 2 V p-p sine wave. All specifications are at T<sub>AMB</sub> = 25°C, unless noted otherwise.

#### *Table 2. Digital Interface Timing*



#### <span id="page-5-0"></span>*Table 2. Digital Interface Timing*



<sup>1</sup> Recommended operating conditions.

<sup>2</sup> Guaranteed by design, but not subject to test.

### **Timing Diagram**



*Figure 2. Full Rate CMOS Output Mode Timing (All Outputs Are Single-Ended and Have CMOS Levels)*



*Figure 3. Double Data-Rate CMOS Output Mode Timing (All Outputs Are Single-Ended and Have CMOS Levels)*



*Figure 4. Double Data-Rate LVDS Output Mode Timing (All Outputs Are Differential and Have LVDS Levels)*



*Figure 6. SPI Port Timing (Write Mode)*

#### <span id="page-8-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 3.*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.





 $1$  Test Condition 1: Thermal impedance simulated values are based on use of a 2S2P with vias JEDEC PCB excluding the  $\theta_{\text{JC TOP}}$ , which uses 1S0P JEDEC PCB.

Thermal resistance values specified in Table 4 are simulated based on JEDEC specifications (unless specified otherwise) and must be used in compliance with JESD51-12.

## **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JE-DEC JS-002.

## **ESD Ratings for ADAQ8092**





#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $007\,$ 

#### <span id="page-9-0"></span>**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**

#### **FULL DATA-RATE CMOS OUTPUT MODE**

# **ADAQ8092**<br>TOP VIEW<br>(Not to Scale)



*Figure 7. Pin Configuration (Full Data-Rate CMOS Output Mode)*





#### <span id="page-10-0"></span>*Table 6. Pin Function Descriptions (Full Data-Rate CMOS Output Mode)*



<sup>1</sup> AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.

#### <span id="page-11-0"></span>**DOUBLE DATA-RATE CMOS OUTPUT MODE**

# ADAQ8092<br>TOP VIEW<br>(Not to Scale)



NOTES<br>1. DNC = DO NOT CONNECT. DO NOT CONNECT ANYTHING TO THIS PIN.

 $_{008}^\circ$ 

#### *Figure 8. Pin Configuration (Double Data-Rate CMOS Output Mode)*





#### <span id="page-12-0"></span>*Table 7. Pin Function Descriptions (Double Data-Rate CMOS Output Mode)*



<sup>1</sup> AI is analog input, AO is analog output, P is power, NC is no connect, DI is digital input, and DO is digital output.

 $_{00}$ 

#### <span id="page-13-0"></span>**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**

#### **DOUBLE DATA-RATE LVDS OUTPUT MODE**

# ADAQ8092<br>TOP VIEW<br>(Not to Scale)



*Figure 9. Pin Configuration (Double Data-Rate LVDS Output Mode)*





#### <span id="page-14-0"></span>*Table 8. Pin Function Descriptions (Double Data-Rate LVDS Output Mode)*



<sup>1</sup> AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.

## <span id="page-15-0"></span>**TYPICAL PERFORMANCE CHARACTERISTICS**

VCC = 3.3 V, VDD = OVDD = 1.8 V, internal reference,  $V_{IN1P} = V_{IN2P} = 0.1$  V p-p (refer to [Figure 33\)](#page-27-0), SENSE = 0 V,  $f_S$  = 90 MSPS, all specifications are at  $T_{\text{AMB}}$  = 25°C, unless otherwise noted.

 $1.0$ 



*Figure 12. Histogram of a DC Input at the Code Center*



CODES *Figure 15. Histogram of a DC Input at the Code Transition*

 $115$ 

## **TYPICAL PERFORMANCE CHARACTERISTICS**





*Figure 17. Input Common-Mode Voltage (VIN,CM) vs. ADC Driver Differential Output*



*Figure 18. CMRR vs. Frequency*



*Figure 19. 65 MHz FFT*



*Figure 20. Output Overdrive Recovery*



*Figure 21. PSRR vs. Frequency*

#### **TYPICAL PERFORMANCE CHARACTERISTICS**



*Figure 22. Supply Current vs. Temperature, Static Mode*



*Figure 23. Supply Current vs. Sample Rate*







*Figure 25. Two-Tone IMD*

## <span id="page-18-0"></span>**TERMINOLOGY**

## **Integral Nonlinearity (INL)**

INL is the deviation of each code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

#### **Differential Nonlinearity (DNL)**

In an ideal µModule, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### **Offset Error (OE)**

Offset error is the difference between the ideal midscale input voltage and the actual voltage producing the midscale output code.

#### **Offset Error Drift**

Offset error drift is the ratio of offset error change due to a temperature change of 1°C and the full-scale code range as follows:

$$
OE \quad Dritt = \left(OE_{T_{MAX}} - OE_{T_{MIN}}\right) / \left(T_{MAX} - T_{MIN}\right) \tag{1}
$$

#### **Gain Error**

The first transition (from 100 ... 00 to 100 ... 01) occurs at a level ½ LSB above nominal negative full scale. The last transition (from 011 … 10 to 011 … 11) occurs for an analog voltage 1½ LSB below the nominal full scale. The gain error is the deviation of the difference between the actual levels of the last and first transitions from the ideal levels after the offset error is removed. The absolute accuracy of the reference used for the µModule can be a large source of error. Therefore, this error source is removed by measuring its value and using it to determine the actual full scale (FSACTUAL) for the gain error calculation.

This error is expressed in percentage as follows:

Gain\_Error (%) =  $100 \times (1 - FS_{ACTUAL}/FS_{IDEAL})$  (2)

#### **Dynamic Range**

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured. The value for dynamic range is expressed in decibels. It is measured with a signal at −60 dBFS so that it includes all noise sources and DNL artifacts.

## **Spurious-Free Dynamic Range (SFDR)**

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### **Intermodulation Distortion (IMD)**

With inputs consisting of sine waves at two frequencies, f1 and f2, active devices with nonlinearities create distortion products at sum and difference frequencies of mf1 and nf2, where m,  $n = 0, 1, 2$ ,

3, and so on. Intermodulation distortion terms are those for which neither m nor n are equal to 0. For example, the secondorder terms include (f1 + f2) and (f1  $-$  f2), and the third-order terms include (2f1 + f2), (2f1 – f2), (f1 + 2f2), and (f1 − 2f2). IMD is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels.

#### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

#### **Signal-to-Noise-and-Distortion Ratio (SINAD)**

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components that are less than the Nyquist frequency, including harmonics but excluding dc. The value of SINAD is expressed in decibels.

#### **Effective Number of Bits (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. ENOB is related to SINAD as follows:

$$
ENOB = (SINAD - 1.76)/6.02
$$
 (3)

#### **Common-Mode Rejection Ratio (CMRR)**

CMRR is the ratio of the voltage applied at the common-mode input of the µModule to the output.

$$
CMRR (dB) = 20 log(VCMµModule / VµModule_OUT)
$$
 (4)

#### **Power Supply Rejection Ratio (PSRR)**

PSRR is the ratio of a small voltage change applied to a supply line of the µModule to the change in voltage measured at the µModule output.

$$
PSRR (dB) = 20 \log(\Delta V s_{\text{$\_\mu$Module}}/\Delta V_{\text{$\mu$Module}} \text{ }\_\text{OUT})
$$
 (5)

#### <span id="page-19-0"></span>**CIRCUIT INFORMATION**

The ADAQ8092 is a 14-bit, 105 MSPS, high-speed, dual-channel DAQ μModule solution. The device consists of a dual-channel differential ADC driver stage, a differential low-pass filter (LPF), and a dual-channel, simultaneously sampling ADC.

The LPF outputs and the ADC analog inputs are available on the OUTxP/OUTxN pins and on AINxP/AINxN pins, respectively.

Connecting the LPF outputs to the ADC inputs forms a complete signal chain. An external capacitor connected across the LPF outputs adjusts the analog bandwidth, as shown in Figure 27.

The internal ADC driver and LPF can be bypassed by connecting an external ADC driver to the ADC analog inputs to achieve userdefined analog performance.

The ADAQ8092 operates on 3.3 V to 5 V analog and 1.8 V digital supplies. The digital outputs can be CMOS, double data-rate CMOS, or double data-rate LVDS.

#### **REFERENCE**

The ADAQ8092 has an internal 1.25 V voltage reference output with a built-in 2.2 µF bypass capacitor.

#### **SENSE**

Connecting SENSE to VDD selects the internal reference and 2 V input range to the ADC. Connecting SENSE to ground selects the internal reference and a 1 V input range to the ADC. An external reference between 0.625 V and 1.3 V applied to SENSE selects an input range of  $\pm 0.8 \times V_{\text{SENSE}}$ .

When using the internal voltage reference, connect this pin to ground. When using the external voltage reference, apply a 0.625 V to provide the same analog-to-digital input range (1 V p-p).

#### **ANALOG INPUTS**

#### **ADC Driver Inputs**

The internal ADC driver of each channel is set to a differential gain of 30 by a 300 Ω feedback resistor and a 10 Ω gain resistor. For gains lower than 30, connect an external resistor  $(R_{FXT})$  in series with each input (IN1P, IN1N, IN2P, IN2N).

The full-scale output amplitude of the internal ADC driver must not exceed 1 V p-p differential when the SENSE input is at ground to limit the maximum signal input amplitude to  $(R_{\text{EXT}} + 10)/300$  V p-p differential.

With VCC = 5 V and SENSE connected to VDD, the full-scale ADC driver output is 2 V p-p differential, setting the maximum input amplitude to  $(R_{FXT} + 10)/150$  V p-p differential.

#### **ADC Analog Inputs**

The analog inputs are differential CMOS sample-and-hold circuits, as shown in Figure 26. Drive these inputs differentially around a common-mode voltage set by VOCM1I and VOCM2I, nominally set to VDD/2. The inputs are sampled simultaneously by a shared encode circuit.

In Figure 26, C<sub>PARASITIC</sub> is the parasitic capacitance,  $R_{ON}$  is the on resistance, and  $C_{SAMPL}$  is the sampling capacitance.



*Figure 26. ADC Analog Input Equivalent Circuit*

#### **LOW-PASS FILTER**

The internal LPF consists of 40  $\Omega$  resistors in series with each ADC driver output and a 4.7 pF capacitor across the ADC inputs to set the maximum signal bandwidth at the ADC inputs to 186 MHz when the input is set to a single-ended gain of 5. An external capacitor,  $C_{\text{EXT}}$ , connected between OUT1x and OUT2x lowers the signal bandwidth. See Figure 27 .





#### **ENCODE INPUT**

The signal quality of the encode inputs strongly affects the analogto-digital noise performance. The encode inputs must be treated as

<span id="page-20-0"></span>analog signals and not be routed next to digital traces on the circuit board.

There are two modes of operation for the encode inputs: differential encode mode and single-ended encode mode.

Differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs. The encode inputs are internally biased to 1.2 V through 10 kΩ equivalent resistance. The encode inputs can be driven higher than VDD, and the common-mode range is from 1.1 V to 1.6 V. In the differential encode mode, ENC− must stay at least 200 mV above ground to avoid falsely triggering the single-ended encode mode. For optimal jitter performance, ENC+ and ENC− must have fast rise and fall times.



*Figure 28. Equivalent Encode Input for Differential Encode Mode*

Single-ended encode mode is recommended for CMOS encode inputs. To select this mode, ENC− is connected to ground and ENC+ is driven with a square-wave encode input. ENC+ can be driven higher than VDD so that 1.8 V to 3.3 V CMOS logic levels can be used. The ENC+ threshold is 0.9 V. For optimal jitter performance, ENC+ must have fast rise and fall times. If the encode signal is turned off, connected to GND, or drops below approximately 500 kHz, the analog-to-digital core automatically enters nap mode.



*Figure 29. Equivalent Encode Input for Single-Ended Encode Mode*

## **CLOCK DUTY-CYCLE STABILIZER**

For optimal performance, the encode signal must have a 50% (±5%) duty cycle. If the optional clock duty-cycle stabilizer circuit is enabled, the encode duty cycle can vary from 30% to 70% and the duty-cycle stabilizer maintains a constant 50% internal duty cycle. If the encode signal changes frequency, the duty-cycle stabilizer circuit requires 100 clock cycles to lock onto the input clock. The duty-cycle stabilizer is enabled by the timing register, Register A2 (serial programming mode), or by  $\overline{CS}$  (parallel programming mode). For applications where the sample rate needs to be changed quickly, the clock duty-cycle stabilizer can be disabled. If the duty-cycle stabilizer is disabled, ensure that the sampling clock has a 50% (±5%) duty cycle. Do not use the duty-cycle stabilizer below 5 MSPS.

#### **OUTPUT MODES**

The ADAQ8092 has three different output modes that can be used. The output mode is set by the output mode register, Register A3 (serial programming mode), or by SCK (parallel programming mode). Note that double data rate CMOS cannot be selected in the parallel programming mode.

#### **Full Data Rate CMOS Mode**

The data outputs, overflow, and the data output clocks have CMOS output levels. The outputs is powered by OVDD, which can range from 1.1 V to 1.9 V, allowing 1.2 V through 1.8 V CMOS logic outputs.

For optimal performance, the digital outputs must drive minimal capacitive loads. If the load capacitance is larger than 10 pF, a digital buffer must be used.

#### **Double Data Rate CMOS Mode**

In this mode, two data bits are multiplexed and output on each data pin, which reduces the number of digital lines by 15, simplifying board routing and reducing the number of input pins needed to receive the data. The data outputs, overflow, and the data output clocks have CMOS output levels. The outputs is powered by OVDD, which can range from 1.1 V to 1.9 V, allowing 1.2 V through 1.8 V CMOS logic outputs. Note that the overflow for both ADC channels is multiplexed onto OF2\_1.

For optimal performance, the digital outputs must drive minimal capacitive loads. If the load capacitance is larger than 10 pF, a digital buffer must be used.

#### **Double Data-Rate LVDS Mode**

In this mode, two data bits are multiplexed and output on each differential output pair. There are seven LVDS output pairs per ADC channel for the digital output data. The overflow and the data output clock each have an LVDS output pair. Note that the overflow for

<span id="page-21-0"></span>both ADC channels in multiplexed onto the OF2\_1+/OF2\_1− output pair.

By default, the outputs are the standard LVDS levels: 3.5 mA output current and a 1.25 V output common-mode voltage. An external 100 Ω differential termination resistor is required for each LVDS output pair. The termination resistors must be located as close as possible to the LVDS receiver.

In addition, an optional internal 100  $Ω$  termination resistor can be enabled by serially programming the output mode register, Register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output-driver current is doubled to maintain the same output-voltage swing.

The output current can be adjusted by serially programming the output mode register, Register A3. Available current levels are 1.75 mA, 2.1 mA, 2.5 mA, 3.0 mA, 3.5 mA, 4.0 mA, and 4.5 mA.

The outputs are powered by OVDD and must be 1.8 V.

#### **OVERFLOW BIT**

The overflow output bit is a bit that shows the condition of the analog input. If the overflow output bit is high, the analog input is either overranged or underranged. This bit has the same pipeline latency as the data bits. In full rate CMOS mode, each ADC channel has its own overflow pin (OF1 for Channel 1, OF2 for Channel 2). In DDR CMOS or DDR LVDS mode, the overflow for both ADC channels is multiplexed onto the OF2\_1 output.

#### **PHASE SHIFTING THE OUTPUT CLOCK**

In full rate CMOS mode, the data output bits normally change at the same time as the falling edge of CLKOUT+. Therefore, the rising edge of CLKOUT+ can be used to latch the output data. In double data-rate CMOS and LVDS modes, the data output bits normally change at the same time as the falling and rising edges of CLKOUT+. To allow adequate setup and hold time when latching the data, the CLKOUT+ signal may need to be phase shifted relative to the data output bits. Most field-programmable gate arrays (FPGAs) have this phase shifting feature. The FPGA is generally the best place to adjust the timing.

Phase shifting the CLKOUT+/CLKOUT– signals can also be implemented by serially programming the timing register, Register A2. The output clock can be shifted by 0°, 45°, 90°, or 135°. To use the phase shifting feature, the clock duty-cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT+ and CLKOUT– independently of the phase shift. The combination of these two features enables phase shifts of 45° up to 315° (see Figure 30).



*Figure 30. Phase Shifting CLKOUT+*

#### **DATA FORMAT**

The ADAQ8092 data output format can be either offset binary or twos complement format. The default data output format is offset binary. The twos complement format can be selected by serially programming mode the data format register, Register A4.

#### *Table 9. Input Voltage vs. Output Codes*



#### **DIGITAL OUTPUT RANDOMIZER**

Interference from the analog-to-digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized, which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied. An exclusive-OR operation is applied between the LSB and all other bits. The LSB, OFx, and CLKOUT± outputs are not affected. The output randomizer is enabled by serially programming the data format register, Register A4.

<span id="page-22-0"></span>

*Figure 31. Functional Equivalent of Digital Output Randomizer*

### **ALTERNATE BIT POLARITY**

Another feature that reduces digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11, D13) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10, D12), OFx, and CLKOUT± are not affected. This node can reduce digital currents in the circuit board ground plane and reduce digital noise.

When there is a very small signal at the input of the analog-to-digital core that is centered around midscale, the digital outputs toggle between mostly 1s and mostly 0s. This simultaneous switching of most of the bits causes large currents in the ground plane. By inverting every other bit, the alternate bit polarity mode makes half of the bits transition high while half of the bits transition low, which cancels current flow in the ground plane, reducing the digital noise.

The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11, D13). The alternate bit polarity and digital output randomizer functions can be enabled or disabled independently of each other. The alternate bit polarity mode is enabled by serially programming the data format register, Register A4.



*Figure 32. Unrandomizing a Randomized Digital Output Signal*

## **DIGITAL OUTPUT TEST PATTERNS**

The ADAQ8092 can force the ADC data outputs (overflow, D13 to D0) to known values that can be used as a quick check of the device functionality by serially programming the data format register, Register A4.





When enabled, the test patterns override all other formatting modes: twos complement, randomizer, and alternate bit polarity.

### **OUTPUT DISABLE**

The ADAQ8092 can disable its digital outputs (data outputs, overflow, CLKOUT±) by serially programming the output mode register, Register A3. When the outputs are disabled, both channels are put into either sleep mode or nap mode.

#### **SLEEP MODE**

In sleep mode and power-down mode, the ADAQ8092 analog-todigital core and internal reference circuits are powered down, resulting in 1 mW power consumption  $(P_{ADC})$ . The amount of time required to recover from sleep mode is >2 ms.

Sleep mode can be enabled through the power-down register, Register A1 (serial programming mode), or by SDI and SDO (parallel programming mode).

#### **NAP MODE**

In nap mode, the ADAQ8092 analog-to-digital core is powered down while the internal reference circuits stay active, allowing faster wake-up than from sleep mode. The amount of time required to recover from nap mode is at least 100 clock cycles. If the application demands higher precision DC settling, allow an additional 50 µs so that the on-chip references can settle from the slight temperature shift caused by the change in supply current as the analog-to-digital core leaves nap mode. Either Channel 2 or both channels can be placed in nap mode. It is not possible to have Channel 1 in nap mode and Channel 2 operating normally.

This mode can be enabled through the power-down register, Register A1 (serial programming mode), or by SDI and SDO (parallel programming mode).

#### **SERIAL PROGRAMMING MODE**

To use the serial programming mode, connect PAR/SER to ground. The  $\overline{CS}$ , SCK, SDI, and SDO pins become a serial interface that programs the analog-to-digital serial programming mode registers,

<span id="page-23-0"></span>A0 to A4. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

A serial-data transfer starts when  $\overline{CS}$  is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when  $\overline{CS}$  is taken high again.

The first bit of the 16-bit input word is the R/W bit. The next seven bits are the address of the register. The final eight bits are the register data.

If the R/ $\overline{W}$  bit is low, serial data (D7:D0) is written to the register whose address is specified by Bits[A4:A0]. If the  $R/\overline{W}$  bit is high, data in the selected register is read back on the SDO pin (see the [Timing Diagram](#page-5-0) section). During a readback command, the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 Ω impedance. If register data is read back through SDO, an external 2 kΩ pull-up resistor is required. If serial data is only written and readback is not needed, SDO can be left floating and no pull-up resistor is needed.

#### **PARALLEL PROGRAMMING MODE**

To use the parallel programming mode, tie PAR/SER to VDD. The CS, SCK, SDI, and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to VDD or ground, or driven by 1.8 V, 2.5 V, or 3.3 V CMOS logic. When used as an input, SDO must be driven through a 1 kΩ series resistor. Table 11 shows the modes set by  $\overline{CS}$ , SCK, SDI, and SDO, with PAR/ $\overline{SER}$  = VDD.

#### *Table 11. Parallel Programming Mode Control Bits*



#### **SOFTWARE RESET**

If serial programming is used, the serial programming mode registers must be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset, which resets all register data bits to Logic 0. To perform a software reset, Bit D7 in the reset register is written with a Logic 1. After the reset SPI write command is complete, Bit D7 is automatically set back to zero.

#### **POWER-SUPPLY DECOUPLING**

The ADAQ8092 features internal decoupling capacitors on the VCC, VDD, and OVDD pins.

#### **POWER-UP SEQUENCING**

When PD1 and PD2 are not used, but are tied to VCC, follow these steps:

- **1.** Turn VCC on.
- **2.** Wait approximately 500 ms.
- **3.** Turn VDD on.

When PD1 and PD2 are active, follow these steps:

- **1.** Keep PD1 and PD2 off and tied to GND.
- **2.** Turn VCC and VDD on.
- **3.** Wait approximately 500 ms.
- **4.** Turn PD1 and PD2 on, and connect to VCC.

#### <span id="page-24-0"></span>**SERIAL PROGRAMMING MODE REGISTER MAP**

#### **REGISTER A0: RESET REGISTER (ADDRESS 0X00)**

#### *Table 12. Register A0: Reset Register (Address 0x00) Bit Map*



<sup>1</sup> X means don't care.

#### *Table 13. Reset Register Bit Descriptions*



#### **REGISTER A1: POWER-DOWN REGISTER (ADDRESS 0X01)**

#### *Table 14. Register A1: Power-Down Register (Address 0x01) Bit Map*



<sup>1</sup> X means don't care.

#### *Table 15. Power-Down Register Bit Descriptions*



#### **REGISTER A2: TIMING REGISTER (ADDRESS 0X02)**

#### *Table 16. Register A2: Timing Register (Address 0x02) Bit Map*



<sup>1</sup> X means don't care.

#### *Table 17. Timing Register Bit Descriptions*



#### <span id="page-25-0"></span>**SERIAL PROGRAMMING MODE REGISTER MAP**

#### **Bit(s)** Bit Name Description 01 = CLKOUT+/CLKOUT− delayed by 45° (clock period × 1/8). 10 = CLKOUT+/CLKOUT− delayed by 90° (clock period × 1/4). 11 = CLKOUT+/CLKOUT− delayed by 135° (clock period × 3/8). 0 DCS Clock duty-cycle stabilizer bit. 0 = clock duty-cycle stabilizer off. 1 = clock duty-cycle stabilizer on.

#### *Table 17. Timing Register Bit Descriptions*

### **REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 0X03)**

#### *Table 18. Register A3: Output Mode Register (Address 0x03) Bit Map*



<sup>1</sup> X means don't care.

#### *Table 19. Output Mode Register Bit Descriptions*



#### **REGISTER A4: DATA FORMAT REGISTER (ADDRESS 0X04)**



<sup>1</sup> X means don't care.

#### *Table 21. Data Format Register Bit Descriptions*



#### **SERIAL PROGRAMMING MODE REGISTER MAP**

#### *Table 21. Data Format Register Bit Descriptions*



#### <span id="page-27-0"></span>**APPLICATIONS INFORMATION**

Figure 33 shows an example of how to interface a single-ended IQ demodulator to the ADAQ8092. DC blocking capacitors at the ADAQ8092 input isolate the demodulator common-mode bias from the ADAQ8092. The input circuit of Figure 33 forms a high-pass filter with corner frequency ( $f_C$ ) = 27.4 kHz. A 100 mV p-p signal with frequency > 27.4 kHz at VIN1 generates a 1 V p-p full scale at the ADC input.

[Figure 34](#page-28-0) shows an example of how to use a balun to interface a single-ended demodulator to the ADAQ8092. The input circuit of [Figure 34](#page-28-0) forms a high-pass filter with  $f_C = 33.5$  kHz. A 100 mV p-p signal with frequency > 33.5 kHz at VIN1 generates a 1 V p-p full scale at the ADC input.



*Figure 33. Dual-Channel, Single-Ended Input to the ADAQ8092*

 $25$ 

#### <span id="page-28-0"></span>**APPLICATIONS INFORMATION**



*Figure 34. Dual-Channel, Differential Input to the ADAQ8092*

## <span id="page-29-0"></span>**OUTLINE DIMENSIONS**



*Figure 35. 72-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-72-5) Dimensions shown in millimeters*

Updated: July 27, 2022

#### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

#### **EVALUATION BOARDS**



 $1 Z$  = RoHS Compliant Part.

