

ISL54214

USB 2.0 High-Speed x 2 Channels/Stereo Audio Dual SP3T (Dual 3 to 1 Multiplexer)

FN6816 Rev 3.00 June 28, 2010

The Intersil ISL54214 is a single supply dual SP3T analog switch that operates from a single supply in the range of 2.7V to 4.6V. It was designed to multiplex between audio stereo signals and two different USB 2.0 high speed differential data signals. The audio channels allow signal swings below ground, allowing the multiplexing of the voice and data signals through a common headphone connector in Personal Media Players and other portable battery powered devices.

The audio switch cells can pass  $\pm 1V$  ground referenced audio signals with very low distortion (<0.03% THD+N when driving 5mW into 32 $\Omega$  loads). The USB switch cells have very low ON capacitance (8pF) and high bandwidth to pass USB high speed signals (480Mbps) with minimal edge and phase distortion.

The ISL54214 is available in a tiny 12 Ld 2.2mmx1.4mm ultra-thin QFN and 12 Ld 3mmx3mm TQFN packages. It operates over a temperature range of -40 to +85°C.

## **Related Literature**

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


## **Features**

- High Speed (480Mbps) and Full Speed (12Mbps)
  Signaling Capability per USB 2.0
- Low Distortion Negative Signal Capability Audio Switches
- Power OFF Protection
- COM Pins Overvoltage Tolerant to 5.5V
- Low Distortion Headphone Audio Signals
  - 0.03% THD+N at 5mW into 32 $\!\Omega$  Load
- -98dB cross-talk (100kHz)
- 95.5dB OFF-Isolation (100kHz)
- ullet 2.7V to 4.6V Single Supply Operation (V<sub>DD</sub>)
- 700MHz of -3dB Bandwidth USB Switches
- Available in Tiny 12 Ld µTQFN and TQFN Packages
- Compliant with USB 2.0 Short Circuit Requirements Without Additional External Components
- Pb-Free (RoHS Compliant)


## **Applications**

- MP3 and other Personal Media Players
- Cellular/Mobile Phone

## **Application Block Diagram**



# State Diagram




# **Truth Table**

CURREN	NT CODE	LAST	CODE		SHUNT SWITCHES	
C1	CO	C1	CO	MODE	1kΩ COM SHUNTS	REGISTER
0	0	Χ	Х	ALL SWITCHES OFF	OFF	0
0	1	Χ	Х	USB1	OFF	0
1	0	0	0	USB2	OFF	0
1	0	0	1	USB2	OFF	0
1	0	1	0	USB2	OFF	0
1	1	Х	Х	AUDIO	OFF	1
1	0	1	0	MUTE	ON	1
1	0	1	1	MUTE	ON	1


C0, C1: Logic "0" when  $\leq$  0.5V or float, Logic "1" when  $\geq$  1.4V with V<sub>DD</sub> in range of 2.7V to 3.6V.

# **Pin Configurations**

ISL54214 (12 LD 2.2x1.4 μTQFN) TOP VIEW



ISL54214 (12 LD 3x3 TQFN) TOP VIEW



#### NOTE:

1. ISL54214 Switches Shown for C1 = Logic "1" and C0 = Logic "1". The R and L  $50k\Omega$  pull-down resistors, C1 and CO  $4M\Omega$  pull-down resistors and COM- and COM+  $1k\Omega$  Shunts are not shown.

# **Pin Descriptions**

	_		
μTQFN	TQFN	NAME	FUNCTION
1	1	2D+	USB2 Differential Input
2	2	L	Audio Left Input
3	3	R	Audio Right Input
4	4	1D-	USB1 Differential Input
5	5	1D+	USB1 Differential Input
6	6	GND	Ground Connection
7	7	COM+	Voice and Data Common Pin

# Pin Descriptions (Continued)

μTQFN	TQFN	NAME	FUNCTION				
8	8	COM-	Voice and Data Common Pin				
9	9	C1	Digital Control Input				
10	10	C0	Digital Control Input				
11	11	VDD	Power Supply				
12	12	2D-	USB2 Differential Input				
-	-	PD	Thermal Pad. Tie to Ground or Float (TQFN only)				

# **Ordering Information**

PART NUMBER (Note 5)			PACKAGE (Pb-Free)	PKG. DWG. #
ISL54214IRUZ-T (Note 2, 3)	GJ	-40 to +85	12 Ld 2.2mmx1.4mm µTQFN (Tape and Reel)	L12.2.2x1.4A
ISL54214IRTZ (Note 4)	4214	-40 to +85	12 Ld 3mmx3mm TQFN	L12.3x3A
ISL54214IRTZ-T (Notes 2, 4)	4214	-40 to +85	12 Ld 3mmx3mm TQFN (Tape and Reel)	L12.3x3A
ISL54214EVAL1Z	Evaluation Bo	pard		

#### NOTES:

- 2. Please refer to TB347 for details on reel specifications.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 5. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL54214</u>. For more information on MSL please see techbrief <u>TB363</u>.



## **Absolute Maximum Ratings**

V <sub>DD</sub> to GND0.3V to 5.5V Input Voltages
1D+, 1D-, L, R, 2D+, 2D2V to 5.5V
C0, C1 (Note 6)0.3V to 5.5V
Output Voltages
COM-, COM+2V to 5.5V
Continuous Current (L, R) ±60mA
Peak Current (L, R)
(Pulsed 1ms, 10% Duty Cycle, Max) ±120mA
Continuous Current (1D-, 1D+, 2D-, 2D+) ±40mA
Peak Current (1D-, 1D+, 2D-, 2D+)
(Pulsed 1ms, 10% Duty Cycle, Max) ±100mA
ESD Rating:
Human Body Model > 5kV
Machine Model > 500 V
Charged Device Model > 2kV
Latch-up Tested per JEDEC; Class II Level A at 85°C

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$	(°C/W)	$\theta_{JC}$ (°C/W)
12 Ld μTQFN Package (Note 7, 8)		155	90
12 Ld TQFN Package (Notes 9, 10)		58	1.0
Maximum Junction Temperature (Plas	stic I	Package	) +150°C
Maximum Storage Temperature Range	e	65	°C to +150°C
Pb-Free Reflow Profile		S	ee link below
http://www.intersil.com/pbfree/Pb-	-Free	eReflow.	asp

## **Operating Conditions**

Temperature Range								-	4(	oc to	+ (	85	°C
Supply Voltage Range										2.7V	to	4.6	5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. Signals on C1 and C0 exceeding GND by specified amount are clamped. Limit current to maximum current ratings.
- 7.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 8. For  $\theta_{JC}$ , the "case temp" location is taken at the package top center.
- 9.  $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 10. For  $\theta_{1C}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications - 2.7V to 3.6V Supply** Test Conditions:  $V_{DD} = +3.0V$ , GND = 0V,  $V_{C0H}$ ,  $V_{C1H} = 1.4V$ ,  $V_{C0L}$ ,  $V_{C1L} = 0.5V$ , (Note 11), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 12, 13)	ТҮР	MAX (Notes 12, 13)	UNITS
ANALOG SWITCH CHARACTER	RISTICS					
Audio Switches (L, R)						
Analog Signal Range, V <sub>ANALOG</sub>	$V_{DD}$ = 3.0V to 3.6V, Audio Mode (C0 = $V_{DD}$ , C1 = $V_{DD}$ )	Full	-1.5	-	1.5	V
ON-Resistance, r <sub>ON</sub>	V <sub>DD</sub> = 3.0V, Audio Mode (C0 = 1.4V, C1 = 1.4V),	+25	-	2.3	2.8	Ω
	$I_{COMX}$ = 60mA, $V_L$ or $V_R$ = -0.85V to 0.85V, (See Figure 3, Note 15)	Full	-	-	3.4	Ω
r <sub>ON</sub> Matching Between Channels,		+25	-	0.04	0.25	Ω
Δr <sub>ON</sub>	$I_{COMx}$ = 60mA, $V_L$ or $V_R$ = Voltage at max $r_{ON}$ over signal range of -0.85V to 0.85V, (Notes 15, 16)	Full	-	-	0.26	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	V <sub>DD</sub> = 3.0V, Audio Mode (C0 = 1.4V, C1 = 1.4V),	+25	-	0.03	0.05	Ω
	$I_{COMX} = 60 \text{mA}$ , $V_L \text{ or } V_R = -0.85 \text{V to } 0.85 \text{V}$ , (Notes 14, 15)	Full	-	-	0.07	Ω
USB/DATA Switches (1D+, 1D	)-, 2D+, 2D-)	•			1	
Analog Signal Range, V <sub>ANALOG</sub>	$V_{DD}$ = 2.7V to 4.6V, USB1 mode (C0 = 0V, C1 = $V_{DD}$ ) or USB2 Mode (C0 = $V_{DD}$ , C1 = 0V)	Full	-1	-	V <sub>DD</sub>	V
ON-Resistance, r <sub>ON</sub>	$V_{DD} = 2.7V$ , USB1 mode (C0 = 0.5V, C1 = 1.4V) or USB2	25	-	6.2	8	Ω
	Mode (C0 = 1.4V, C1 = 0.5V), $I_{COMX}$ = 40mA, $V_{D+}$ or $V_{D-}$ = 0V to 400mV (See Figure 4, Note 15)	Full	-	-	10	Ω
	$V_{DD} = 2.7V$ , USB1 mode (C0 = 0.5V, C1 = 1.4V) or USB2	25	-	0.08	0.5	Ω
Δr <sub>ON</sub>	Mode (C0 = 1.4V, C1 = 0.5V), $I_{COMX}$ = 40mA, $V_{D+}$ or $V_{D-}$ = Voltage at max $r_{ON}$ , (Notes 15, 16)		-	-	0.55	Ω



Electrical Specifications - 2.7V to 3.6V Supply Test Conditions:  $V_{DD} = +3.0V$ , GND = 0V,  $V_{C0H}$ ,  $V_{C1H} = 1.4V$ ,  $V_{C0L}$ ,  $V_{C1L} = 0.5V$ , (Note 11), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 12, 13)	TYP	MAX (Notes 12, 13)	UNITS
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V_{DD} = 2.7V$ , USB1 mode (C0 = 0.5V, C1 = 1.4V) or USB2	25	-	0.26	1	Ω
	Mode (C0 = 1.4V, C1 = 0.5V), $I_{COMx}$ = 40mA, $V_{D+}$ or $V_{D-}$ = 0V to 400mV, (Notes 14, 15)	Full	-	1	1.2	Ω
ON-Resistance, r <sub>ON</sub>	$V_{DD} = 3.3V$ , USB1 mode (C0 = 0.5V, C1 = 1.4V) or USB2	+25	-	9.8	20	Ω
	Mode (C0 = 1.4V, C1 = 0.5V), $I_{COMx}$ = 40mA, $V_{D+}$ or $V_{D-}$ = 3.3V (See Figure 4, Note 15)	Full	-	-	25	Ω
OFF Leakage Current, I <sub>D+(OFF)</sub>	V <sub>DD</sub> = 3.6V, All OFF Mode (C0 = 0.5V, C1 = 0.5V), V <sub>COM</sub> -	25	-15	0.11	15	nA
or I <sub>D-(OFF)</sub>	or $V_{COM+} = 0.5V$ , 0V, $V_{D+}$ or $V_{D-} = 0V$ , 0.5V, $L = R = float$	Full	-20	-	20	nA
ON Leakage Current, I <sub>DX</sub>	V <sub>DD</sub> = 3.3V, USB1 mode (C0 = 0.5V, C1 = 1.4V) or USB2	25	-20	2.4	20	nA
	Mode (C0 = 1.4V, C1 = 0.5V), $V_{D+}$ or $V_{D-}$ = 2.7V, COM- = COM+ = Float, L and R = float	Full	-25	1	25	nA
DPDT DYNAMIC CHARACTERI	STICS					
All OFF to USB or USB to All OFF Address Transition Time, t <sub>TRANS</sub>	$V_{DD}$ = 2.7V, $R_L$ = 50 $\Omega$ , $C_L$ = 10pF, (see Figure 1)	25	-	175	-	ns
Audio to USB1 Address Transition Time, t <sub>TRANS</sub>	$V_{DD}$ = 2.7V, $R_L$ = 50 $\Omega$ , $C_L$ = 10pF, (see Figure 1)	25	-	12	-	μs
Break-Before-Make Time Delay, t <sub>D</sub>	$V_{DD}$ = 3.6V, $R_L$ = 50 $\Omega$ , $C_L$ = 10pF, (see Figure 2)	25	-	52	-	ns
Skew, (t <sub>SKEWOUT</sub> - t <sub>SKEWIN</sub> )	$V_{DD}$ = 3.0V, USB1 mode (C0 = 0V, C1 = $V_{DD}$ ) or USB2 Mode (C0 = $V_{DD}$ , C1 = 0V), $R_L$ = 45 $\Omega$ , $C_L$ = 10pF, $t_R$ = $t_F$ = 500ps at 480Mbps, (Duty Cycle = 50%) (see Figure 7)	25	-	75	-	ps
Total Jitter, t <sub>J</sub>	$V_{DD}$ =3.0V, USB1 mode (C0 = 0V, C1 = $V_{DD}$ ) or USB2 Mode (C0 = $V_{DD}$ , C1 = 0V), $R_L$ = 50 $\Omega$ , $C_L$ = 10pF, $t_R$ = $t_F$ = 500ps at 480Mbps	25	-	210	-	ps
Rise/Fall Degradation (Propagation Delay), t <sub>PD</sub>	$V_{DD}$ = 3.0V, USB1 mode (C0 = 0V, C1 = $V_{DD}$ ) or USB2 Mode (C0 = $V_{DD}$ , C1 = 0V), $R_L$ = 45 $\Omega$ , $C_L$ = 10pF, (see Figure 7)	25	-	250	-	ps
Audio Crosstalk R to COM-, L to COM+	$V_{DD}$ = 3.0V, Audio Mode (C0 = $V_{DD}$ , C1 = $V_{DD}$ ), R <sub>L</sub> = 32 $\Omega$ , f = 20Hz to 20kHz, $V_{R}$ or $V_{L}$ = 0.707 $V_{RMS}$ (see Figure 6)	25	-	-88	-	dB
Crosstalk (Audio to USB, USB to Audio)	$V_{DD} = 3.0V$ , $R_L = 50\Omega$ , $f = 100$ kHz	25	-	-98	-	dB
OFF-Isolation	$V_{DD} = 3.0V$ , $R_L = 50\Omega$ , $f = 100$ kHz	25	-	95.5	-	dB
Audio OFF-Isolation (All OFF Mode)	$V_{DD} = 3.0V$ , $C0 = 0V$ , $C1 = 0V$ , $R_L = 32\Omega$ , $f = 20Hz$ to $20kHz$	25	-	115	-	dB
Audio OFF-Isolation (Mute Mode)	$V_{DD}=3.0\text{V},\text{C1}=V_{DD}$ , $\text{C0}=0\text{V},\text{R}_{L}=32\Omega,\text{f}=20\text{Hz}$ to $20\text{kHz}$	25	-	105	-	dB
Audio OFF-Isolation (Mute Mode)	$V_{DD}=3.0V,C1=V_{DD}$ , $C0=0V,R_L=20k\Omega,f=20Hz$ to $20kHz$	25	-	77	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, $V_{DD}$ = 3.0V, $C0$ = $V_{DD}$ , $C1$ = $V_{DD}$ , $L$ or $R$ = 0.707 $V_{RMS}$ (2 $V_{P-P}$ ), $R_L$ = 32 $\Omega$	25	-	0.045	-	%
Total Harmonic Distortion	f = 20Hz to 20kHz, $V_{DD}$ = 3.0V, $C0$ = $V_{DD}$ , $C1$ = $V_{DD}$ , 5mW into $R_L$ = $32\Omega$	25	-	0.025	-	%
USB Switch -3dB Bandwidth	Signal = 0dBm, 0.2VDC offset, $R_L = 50\Omega$ , $C_L = 5pF$	25	-	700	-	MHz
Audio Switch -3dB Bandwidth	Signal = 0dBm, $R_L = 50\Omega$ , $C_L = 5pF$	25	-	330	-	MHz



**Electrical Specifications - 2.7V to 3.6V Supply** Test Conditions:  $V_{DD} = +3.0V$ , GND = 0V,  $V_{C0H}$ ,  $V_{C1H} = 1.4V$ ,  $V_{C0L}$ ,  $V_{C1L} = 0.5V$ , (Note 11), Unless Otherwise Specified. **(Continued)** 


PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 12, 13)	TYP	MAX (Notes 12, 13)	UNITS
1D+/1D- OFF Capacitance, C <sub>1D+OFF</sub> C <sub>1D-OFF</sub>	$f = 1MHz$ , $V_{DD} = 3.0V$ , $C0 = V_{DD}$ , $C1 = V_{DD}$ , $V_{D-}$ or $V_{D+} = V_{COMx} = 0V$ , (see Figure 5)	25	-	3	-	pF
L/R OFF Capacitance, C <sub>LOFF</sub> , C <sub>ROFF</sub>	$f = 1MHz$ , $V_{DD} = 3.0V$ , $C0 = 0V$ , $C1 = V_{DD}$ , L or $R = COMx = 0V$ , (see Figure 5)	25	-	5	-	pF
2D+/2D- OFF Capacitance, C <sub>2D+OFF</sub> , C <sub>2D-OFF</sub>	$f = 1$ MHz, $V_{DD} = 3.3$ V, $C0 = V_{DD}$ , $C1 = V_{DD}$ , $Tx$ or $Rx = COMx = 0$ V, (See Figure 5)	25	-	3	-	pF
COM ON Capacitance, C <sub>COM</sub> -(ON), C <sub>COM</sub> +(ON)	$f = 1$ MHz, $V_{DD} = 3.0$ V, USB Mode (C0 = 0V, C1 = $V_{DD}$ ), D- or D+ = COMx = 0V, (see Figure 5)	25	-	8	-	pF
POWER SUPPLY CHARACTERI	STICS					
Power Supply Range, V <sub>DD</sub>		Full	2.7		4.6	V
Positive Supply Current, I <sub>DD</sub>	V <sub>DD</sub> = 3.6V, C1 = GND, C0 = GND	25	-	6.2	8	μΑ
(ALL OFF Mode)		Full	-	-	15	μΑ
Positive Supply Current, I <sub>DD</sub>	V <sub>DD</sub> = 3.6V, C1 = GND, C0 = V <sub>DD</sub>	25	-	6.5	8	μΑ
(USB1 Mode)		Full	-	-	15	μΑ
Positive Supply Current, I <sub>DD</sub>	$V_{DD} = 3.6V$ , $C1 = V_{DD}$ , $C0 = GND$	25	-	6.2	8	μΑ
(USB2 Mode)		Full	-	-	15	μΑ
Positive Supply Current, I <sub>DD</sub>	$V_{DD} = 3.6V$ , Audio Mode (C0 = C1 = $V_{DD}$ )	25	-	9	14	μΑ
(Audio Mode)		Full	-	-	20	μΑ
Positive Supply Current, I <sub>DD</sub>	V <sub>DD</sub> = 3.6V, C1 = V <sub>DD</sub> , C0 = GND	25	-	6.6	8	μΑ
(MUTE Mode)		Full	-	-	15	μΑ
Power OFF COMx Current, I <sub>COMx</sub>	$V_{DD} = 0V$ , $C0 = C1 = Float$ , $COMx = 5.25V$	25	-	-	4	μΑ
Power OFF Logic Current, I <sub>C0</sub> , I <sub>C1</sub>	V <sub>DD</sub> = 0V, C0 = C1 = 5.25V	25	-	11	-	μA
Power OFF D+/D- Current, $I_{XD+}$ , $I_{XD-}$	$V_{DD} = 0V$ , $C0 = C1 = Float$ , $XD- = XD+ = 5.25V$	25	-	5	-	μΑ
DIGITAL INPUT CHARACTERI	STICS					•
C0, C1 Voltage Low, V <sub>C0L</sub> , V <sub>C1L</sub>	V <sub>DD</sub> = 2.7V to 3.6V	Full	-	-	0.5	V
C0, C1 Voltage High, V <sub>C0H</sub> , V <sub>C1H</sub>	$V_{DD} = 2.7V$ to 3.6V	Full	1.4	-	5.25	V
CO, C1 Input Current, I <sub>COL</sub> , I <sub>C1L</sub>	V <sub>DD</sub> = 3.6V, C0 = C1 = 0V or Float	Full	-50	6.2	50	nA
CO, C1 Input Current, I <sub>COH</sub> , I <sub>C1H</sub>	V <sub>DD</sub> = 3.6V, C0 = C1 = 3.6V	Full	-2	1.6	2	μΑ
C0, C1 Pull-Down Resistor, R <sub>CX</sub>	$V_{DD} = 3.6$ V, $C0 = C1 = 3.6$ V, Measure current into C0 or C1 pin and calculate resistance value.	Full	-	4	-	МΩ

#### NOTES:


- 11.  $V_{logic}$  = Input voltage to perform proper function.
- 12. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 13. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 14. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range
- 15. Limits established by characterization and are not production tested.
- 16.  $r_{ON}$  matching between channels is calculated by subtracting the channel with the highest max  $r_{ON}$  value from the channel with lowest max  $r_{ON}$  value, between L and R or between 1D+ and 1D- or between 2D+ and 2D-.



# **Test Circuits and Waveforms**



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.


 $V_{OUT} = V_{(INPUT)} \frac{R_L}{R_L + r_{ON}}$ 

FIGURE 1A. ADDRESS  $t_{\mbox{\scriptsize TRANS}}$  MEASUREMENT POINTS

FIGURE 1B. ADDRESS t<sub>TRANS</sub> TEST CIRCUIT

FIGURE 1. SWITCHING TIMES





Repeat test for all switches.  $\mathsf{C}_{\mathsf{L}}$  includes fixture and stray capacitance.

FIGURE 2A. MEASUREMENT POINTS

FIGURE 2B. TEST CIRCUIT

#### FIGURE 2. BREAK-BEFORE-MAKE TIME




FIGURE 3. AUDIO  $r_{\mbox{\scriptsize ON}}$  TEST CIRCUIT





FIGURE 4. USB ron TEST CIRCUIT

# Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 5. CAPACITANCE TEST CIRCUIT




FIGURE 7A. MEASUREMENT POINTS





FIGURE 6. AUDIO CROSSTALK TEST CIRCUIT




|tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals. |tfo - tfi| Delay Due to Switch for Falling Input and Falling Output Signals. |tskew\_0| Change in Skew through the Switch for Output Signals. |tskew\_i| Change in Skew through the Switch for Input Signals.

FIGURE 7B. TEST CIRCUIT

FIGURE 7. SKEW TEST

# **Application Block Diagrams**



## **Detailed Description**

The ISL54214 device consists of dual SP3T (single pole/triple throw) analog switches. It operates from a single DC power supply in the range of 2.7V to 4.6V. It was designed to function as differential 3 to 1 multiplexer to select between two different USB differential data signals and audio L and R stereo signals. Its offered in tiny  $\mu TQFN$  and TQFN packages for use in MP3 players, PDAs, cellphones, and other personal media players.

A device consists of two  $2.3\Omega$  audio switches and four  $6.2\Omega$  USB switches. The audio switches can accept signals that swing below ground. They were designed to pass audio left and right stereo signals, that are ground referenced, with minimal distortion. The USB switches were designed to pass high-speed USB differential data signals with minimal edge and phase distortion.

The ISL54214 was specifically designed for MP3 players, personal media players and cellphone applications that need to combine the stereo audio and USB channels into a single shared connector, thereby saving space and component cost. The Typical application block diagram of this functionality is previously shown.

The ISL54214 contains two logic control pins (C1 and C0) that determine the state of the device. The part has the following five states or modes of operation: All SWITCHES OFF; USB1; USB2; Audio; and Audio Mute. These states are discussed in detail in "Logic Control" on page 11.

A detailed description of the various types of switches is provided in the following sections.

### **Audio Switches**

The two audio switches (L, R) are  $2.3\Omega$  switches that can pass signals that swing below ground.

Over a signal range of  $\pm 1V~(0.707V_{RMS})$  with  $V_{DD}>2.7V$ , these switches have an extremely low  $r_{ON}$  resistance variation. They can pass ground referenced audio signals with very low distortion (<0.05% THD+N) when delivering 15.6mW into a  $32\Omega$  headphone speaker load. See Figures 16, 17, 18, 19 and 20 THD+N performance curves.

Crosstalk between the L and R audio switches over the frequency range of 20Hz to 20kHz when driving a  $32\Omega$  load is < -88dB. These switches have excellent off-isolation > 105dB over the audio band when connected to  $32\Omega$  loads and 77dB when connected to  $20k\Omega$  loads (In Audio Mute mode). See Figures 21 and 22 in "Typical Performance Curves" section.

The audio drivers should be connected at the L and R side of the switch (pins 2 and 3) and the speaker loads should be connected at the COM side of the switch (pins 7 and 8).

The audio switches are active (turned ON) whenever the C1 and C0 logic pins are logic "1" (High).

#### **USB Switches**

The four USB switches (1D+, 1D-, 2D+, 2D-) are  $6.2\Omega$  bidirectional switches that were specifically designed to pass high-speed USB differential data signals in the range of 0V to 400mV. The switches have low capacitance and high bandwidth to pass USB high-speed signals (480Mbps) with minimum edge and phase distortion to meet USB 2.0 signal quality specifications. See Figures 23 and 24 for the high-speed eye pattern taken with the switch in the signal path.



These switches can also swing rail-to-rail and pass USB full-speed signals (12Mbps) with minimal distortion. See Figure 25 for the full-speed eye pattern taken with the switch in the signal path.

The maximum normal operating signal range for the USB switches is from -1V to  $V_{DD}$ . The signal voltage at D- and D+ should not be allow to exceed the  $V_{DD}$  voltage rail or go below ground by more than -1V for normal operation.

However, in the event that the USB 5.25V  $V_{BUS}$  voltage is shorted to one or both of the COM pins, the ISL54214 has <u>fault protection circuitry</u> to prevent damage to the ISL54214 part. The fault circuitry allows the signal pins (COM-, COM+, 1D-, 1D+, 2D-, 2D+, L and R) to be driven up to 5.25V while the  $V_{DD}$  supply voltage is in the range of 0V to 4.6V. This fault condition causes no stress to the IC. In addition, when  $V_{DD}$  is at 0V (ground), all switches are OFF and the fault voltage is isolated from the other side of the switch. When  $V_{DD}$  is in the range of 2.7V to 4.6V, the fault voltage will pass through to the output of an active switch channel. Note: During the fault condition normal operation is not guaranteed until the fault condition is removed.

The USB (1D+ and 1D-) switches are active (turned ON) whenever the C1 is logic "0" (Low) and C0 is logic "1" (High). The USB (2D+ and 2D-) switches are active (turned ON) whenever the C1 is logic "1" (High) and C0 is logic "0" (Low) provided the last state was not the Audio or Audio Mute state.

### **ISL54214 Operation**

The discussion that follows will discuss using the ISL54214 in the "Application Block Diagrams" on page 10.

#### **LOGIC CONTROL**

The state of the ISL54214 device is determined by the voltage at the C1 pin (pin 9) and the C0 pin (pin 10). The part has five states or modes of operation. The All SWITCHES OFF mode, USB1 mode, USB2 mode, Audio mode and Audio Mute mode. Refer to the "Truth Table" on page 2 and "State Diagram" on page 2.

The C1 pin and C0 pin are internally pulled low through  $4M\Omega$  resistors to ground and can be tri-stated or left floating.

The C1 pin and C0 pin can be driven with a voltage that is higher than the  $V_{DD}$  supply voltage. They can be driven up to 5.25V with the  $V_{DD}$  supply in the range of 2.7V to 4.6V. Driving the logic higher than the supply rail will cause the logic current to increase. With  $V_{DD} = 2.7V$  and  $V_{LOGIC} = 5.25V$ ,  $I_{LOGIC}$  current is approximately 5.5µA.

## **Logic Control Voltage Levels**

With  $V_{DD}$  in the range of 2.7V to 3.6V the logic levels are: C1, C0 = Logic "0" (Low) when  $\leq$  0.5V or Floating. C1, C0 = Logic "1" (High) when  $\geq$  1.4V

### **ALL SWITCHES OFF Mode**

If the C1 pin = Logic "0" and C0 pin = Logic "0" the part will be in the ALL SWITCHES OFF mode. In this mode, the 2D- and 2D+ USB switches, the L and R audio switches and the 1D- and 1D+ USB switches will be OFF (high impedance).

The  $1k\Omega$  shunts on the COM side will be disconnected (OFF).

It is recommended that when transitioning from USB1 to USB2 or from USB2 to USB1 that you always pass through the All Switches OFF state.

#### **Audio Mode**

If the C1 pin = Logic "1" and C0 pin = Logic "1", the part will be in the Audio mode. In Audio mode, the L (left) and R (right)  $2.3\Omega$  audio switches are ON, the 1D- and 1D+  $6.2\Omega$  USB switches and 2D- and 2D+  $6.2\Omega$  USB switches will be OFF (high impedance).

The  $1k\Omega$  shunts on the COM side of the switch will be disconnected (OFF).

When a headphone is plugged into the common connector, the  $\mu$ controller will drive the C1 and C0 logic pins "High" putting the part in the audio mode. In the Audio mode, the audio drivers of the player can drive the headphones and play music.

#### **USB1** Mode

If the C1 pin = Logic "0" and C0 pin = Logic "1" the part will go into USB1 mode. In USB1 mode, the 1D- and 1D+  $6.2\Omega$  switches are ON and the L and R  $2.3\Omega$  audio switches and 2D- and 2D+  $6.2\Omega$  USB switches will be OFF (high impedance).

The  $1k\Omega$  COM shunt resistors will be disconnected (OFF).

When a USB cable from a computer or USB hub is connected at the common connector, the  $\mu controller$  will route the incoming USB signal to USB transceiver section #1 by taking the C1 pin "Low" and the C0 pin "High" putting the ISL54214 part into the USB1 mode. In USB1 mode the computer or USB hub transceiver and the MP3 player or cellphone USB transceiver #1 are connected and digital data will be able to be transmit back and forth.

### **USB2** Mode

If the C1 = Logic "1" and C0 pin = Logic "0" the part will be in the USB2 mode provided that the last state was not the Audio or Audio Mute state. In the USB2 mode, the 2D- and 2D+  $6.2\Omega$  USB switches will be ON and audio switches and the 1D- and 1D+ USB switches will be OFF (high impedance).

The  $1k\Omega$  COM shunt resistors will be disconnected (OFF).

When a USB cable from a computer or USB hub is connected at the common connector, the  $\mu$ controller will route the incoming USB signal to USB transceiver section #2 by taking the C1 pin "High" and the C0 pin "Low" putting the ISL54214 part into the USB2 mode. In USB2



mode, the computer or USB hub transceiver and the MP3 player or cellphone USB transceiver #2 are connected and digital data will be able to be transmit back and forth.

#### **Audio MUTE Mode**

If the C1 pin = Logic 1 and C0 pin = Logic 0, the part will be in the Audio Mute mode provided that the last state was the Audio state. In the Audio Mute mode, the 2D- and 2D+ USB switches, the L and R audio switches and the 1D- and 1D+ USB switches will be OFF (high impedance).

The  $1k\Omega$  COM shunt resistors will be connected (ON). The  $1k\Omega$  shunts provide 77dB of off-isolation when driving  $10k\Omega$  to  $20k\Omega$  amplifier inputs.

The  $1k\Omega$  COM shunt resistors are active (ON) only when in the Audio Mute mode.

### Logic Control Timing Between C1 and C0

The ISL54214 has a unique logic control architecture. The part has five different logic states but only two external logic control pins, C1 and C0. Refer to the "State Diagram" on page 2 and "Truth Table" on page 2.

The following state transitions require both C1 and C0 logic control bits to change their logic levels in unison:

The delay time between these bits must be < 100ns to ensure that you directly move between these states without momentarily transitioning to one of the other states.

For example, if you are going from the "All OFF" state to the "Audio" state and C0 does not go high until 100nS after C1 went high you will momentarily transition to the "USB2" state. Any signals connected at the USB2 signal lines will momentarily get passed through to the COM outputs.

Delay time between C1 and C0 must be < 100ns and should be controlled by logic control drivers with well behaved monotonic transitions from High to Low and Low to High and with typical logic family rise and fall times of 1ns to 6ns.

#### **POWER**

The power supply connected at VDD (pin 11) provides power to the ISL54214 part. Its voltage should be kept in the range of 2.7V to 4.6V. In a typical application,  $V_{DD}$  will be in the range of 2.7V to 4.3V and will be connected to the battery or LDO of the MP3 player or cellphone.

A  $0.01\mu F$  or  $0.1\mu F$  decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible.

# **Typical Performance Curves** $T_A = +25$ °C, Unless Otherwise Specified.




FIGURE 8. AUDIO ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 9. AUDIO ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE

18





FIGURE 10. AUDIO ON-RESISTANCE vs SWITCH **VOLTAGE vs TEMPERATURE** 






FIGURE 12. USB ON-RESISTANCE vs SUPPLY VOLTAGE **vs SWITCH VOLTAGE** 




FIGURE 13. USB ON-RESISTANCE vs SWITCH VOLTAGE **vs TEMPERATURE** 




FIGURE 14. USB ON-RESISTANCE vs SWITCH VOLTAGE **vs TEMPERATURE** 





FIGURE 15. USB ON-RESISTANCE vs SWITCH VOLTAGE **vs TEMPERATURE** 

0.032

0.031

 $R_{LOAD} = 32\Omega$ 


P<sub>LOAD</sub> = 5mW



0.030  $V_{DD} = 2.7V$ 0.029  $V_{DD} = 3.3V$  $V_{DD} = 3.6V$ THD+N 0.028  $V_{DD} = 4.0V$ 0.027  $V_{DD} = 4.6V$ 0.026 0.025 0.024 50 100 200 500 1k 2k 10k 20k FREQUENCY (Hz)

FIGURE 16. THD+N vs SUPPLY VOLTAGE vs FREQUENCY

FIGURE 17. THD+N vs SUPPLY VOLTAGE vs FREQUENCY







FIGURE 18. THD+N vs SIGNAL LEVELS vs FREQUENCY

FIGURE 19. THD+N vs OUTPUT VOLTAGE






FIGURE 20. THD+N vs OUTPUT POWER

FIGURE 21. AUDIO CHANNEL-TO-CHANNEL CROSSTALK




FIGURE 22. OFF-ISOLATION AUDIO SWITCH vs LOADING vs FREQUENCY




FIGURE 23. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH




FIGURE 24. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH




FIGURE 25. EYE PATTERN: 12Mbps USB SIGNAL WITH USB SWITCHES IN THE SIGNAL PATH




FIGURE 26. OFF-ISOLATION USB SWITCHES




FIGURE 27. OFF-ISOLATION AUDIO SWITCHES




FIGURE 28. FREQUENCY RESPONSE

## **Die Characteristics**

SUBSTRATE AND TQFN THERMAL PAD POTENTIAL (POWERED UP):

**GND** 

**TRANSISTOR COUNT:** 

837

**PROCESS:** 

Submicron CMOS

## **Revision History**

DATE	REVISION	CHANGE
6/1/10	FN6816.3	Converted to new Intersil template. Added Revision History table and Products sections. On page 3 , added separate pin configuration diagrams for the uTQFN and TQFN parts. On page 3, updated the pin description table to show the thermal pad. On page 5, in ABS section added latch-up level. On page 7, Changed $I_{COMx}$ current limit for 25°C from: 1 $\mu$ A, to: 4 $\mu$ A. Under "Thermal Information" on page 5 for the $\mu$ TQFN, added theta JC TOP value of 90C/W, along with appropriate foot note for theta JC as measured on top of package.

## **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL54214">ISL54214</a>

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <a href="http://rel.intersil.com/reports/search.php">http://rel.intersil.com/reports/search.php</a>

© Copyright Intersil Americas LLC 2008-2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>




# **Package Outline Drawing**


## L12.3x3A


# 12 LEAD THIN QUAD FLAT NO LEAD PLASTIC PACKAGE Rev 0, 09/07




TOP VIEW










DETAIL "X"


#### NOTES:

- Dimensions are in millimeters.
  Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- 4. Dimension b applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.


## Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)



0.10C 0.05C LEADS COPLANARITY SIDE VIEW



**BOTTOM VIEW** 



### L12.2.2x1.4A

### 12 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC **PACKAGE**

	N						
SYMBOL	MIN	NOMINAL	MAX	NOTES			
Α	0.45	0.50	0.55	-			
A1	-	-	0.05	-			
A3		0.127 REF		-			
b	0.15	0.20	0.25	5			
D	2.15	2.20	2.25	-			
E	1.35	1.40	1.45	-			
е		0.40 BSC		-			
k	0.20	-	-	-			
L	0.35	0.40	0.45	-			
N		12					
Nd		3					
Ne		3					
θ	0	-	4				

Rev. 0 12/06

#### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. Same as JEDEC MO-255UABD except: No lead-pull-back, "A" MIN dimension = 0.45 not 0.50mm "L" MAX dimension = 0.45 not 0.42mm.
- 10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

