

Expertise Applied | Answers Delivered

## **LF2190N**

#### **High-Side / Low-Side Gate Driver**

#### **Features**

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a halfbridge configuration
- Output drivers capable of 4.5A/4.5A typ sink/source
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pulldown
- Under Voltage Lockout (UVLO) for high and low-side drivers
- Extended temperature range: -40°C to +125°C

#### **Description**

The LF2190N is a high voltage, high speed gate driver capable of driving N-channel MOSFET's and IGBTs in a half-bridge configuration. The high voltage technology enables the LF2190N's high side to switch to 600V in a bootstrap operation under high dV/dt conditions.

The LF2190N logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The LF2190N is offered in the 8-pin SOIC and operates over the extended temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.


# **Applications**

- Motor Controls
- DC-DC Converters
- AC-DC Inverters
- Class D Power Amplifiers



SOIC(N)-8

#### **Typical Application**



#### **Ordering Information**

Year Year Week Week

Part #	Package	Pack / Qty	Mark
LF2190NTR	SOIC(N)-8	T&R / 2500	YYWW LF2190N Lot ID














## High-Side / Low-Side Gate Driver

### 1 Specifications

#### 1.1 Pin Diagrams



**Top View:** SOIC(N)-8 LF2190N

### **1.2 Pin Descriptions**

Pin #	Pin Name	Pin Type	Description	
1	HIN	Input	Logic input for high-side gate driver output, in phase with HO	
2	LIN	Input	Logic input for low-side gate driver output, in phase with LO	
3	СОМ	Power	Low-side and logic return	
4	LO	Output	Low-side gate drive output	
5	V <sub>cc</sub>	Power	Low-side and logic fixed supply	
6	V <sub>s</sub>	Power	High-side floating supply return	
7	НО	Output	High-side gate driver output	
8	V <sub>B</sub>	Power	High-side floating supply	





## High-Side / Low-Side Gate Driver

#### 1.3 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
High side floating supply voltage	V <sub>B</sub>	-0.3	+624	V
High side floating supply offset voltage	V <sub>s</sub>	V <sub>B</sub> -24	V <sub>B</sub> +0.3	V
High side floating output voltage	V <sub>HO</sub>	V <sub>s</sub> -0.3	V <sub>B</sub> +0.3	V
Offset supply voltage transient	dV <sub>s</sub> /dt		50	V/ns
Low side fixed supply voltage	V <sub>cc</sub>	-0.3	+24	V
Low side output voltage	V <sub>LO</sub>	-0.3	V <sub>cc</sub> +0.3	V
Logic input voltage (HIN and LIN )	V <sub>IN</sub>	-0.3	V <sub>CC</sub> +0.3	V
Package power dissipation	P <sub>D</sub>		0.625	W
Junction Operating Temperature	T,		+150	°C
Storage Temperature	T <sub>stg</sub>	-55	+150	°C

Unless otherwise specified all voltages are referenced to COM . All electrical ratings are at  $T_s = 25$  °C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 1.4 Thermal Characteristics

Parameter	Symbol	Min	Max	Unit
Junction to ambient	<b>0</b> <sub>JA</sub>		200	°C/W

When mounted on a standard JEDEC 2-layer FR-4 board - JESD51-3





## High-Side / Low-Side Gate Driver

#### **1.5 Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
High side floating supply absolute voltage	V <sub>B</sub>	V <sub>s</sub> + 10	V <sub>s</sub> + 20	
High side floating supply offset voltage	V <sub>s</sub>	NOTE1	600	
High side floating output voltage	V <sub>HO</sub>	V <sub>s</sub>	V <sub>B</sub>	
Low side fixed supply voltage	V <sub>cc</sub>	10	20	V
Low side output voltage	V <sub>LO</sub>	0	V <sub>cc</sub>	
Logic input voltage (HIN and LIN)	V <sub>IN</sub>	0	5	
Ambient temperature	T <sub>A</sub>	-40	125	°C

Unless otherwise specified all voltages are referenced to COM

**NOTE1** High-side driver remains operational for  $V_s$  transients down to -5V





## High-Side / Low-Side Gate Driver

#### 1.6 DC Electrical Characteristics

 $\rm V_{cc} \! = \! V_{BS} \! = \! 15V, \; T_A \! = \! 25 \, ^{\circ}C \; \; and \; \; V_{COM} \! = \! 0V$  , unless otherwise specified.

The  $V_{\rm IN}$  and  $I_{\rm IN}$  parameters are applicable to both logic input pins: HIN and LIN. The  $V_{\rm 0}$  and  $I_{\rm 0}$  parameters are applicable to the respective output pins: HO and LO and are referenced to COM

Parameter	Symbol	Conditions	MIn	Тур	Max	Unit
Logic "1" input voltage	V <sub>IH</sub>	V <sub>cc</sub> = 10V to 20V	2.5			
Logic "0" input voltage	V <sub>IL</sub>	NOTE2			0.8	
Logic input voltage hysteresis	V <sub>IN(HYS)</sub>			0.3		V
High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	V <sub>OH</sub>	$I_0 = 0 \text{mA}$			0.1	
Low level output voltage, V <sub>o</sub>	V <sub>OL</sub>	$I_0 = 0 \text{mA}$			0.035	
Offset supply leakage current	I <sub>LK</sub>	$V_B = V_S = 600V$			50	
Quiescent V <sub>BS</sub> supply current	I <sub>BSQ</sub>	V <sub>IN</sub> = 0V or 5V		45	80	
Quiescent V <sub>CC</sub> supply current	I <sub>ccq</sub>	V <sub>IN</sub> = 0V or 5V		75	200	μΑ
Logic "1" input bias current	I <sub>IN+</sub>	V <sub>IN</sub> = 5V		25	50	
Logic "0" input bias current	I <sub>IN-</sub>	V <sub>IN</sub> = 0V		1.0	2.0	
V <sub>BS</sub> UVLO off positive going threshold	$V_{BSUV}$		7.6	8.4	9.8	
V <sub>BS</sub> UVLO enable negative going threshold	V <sub>BSUV-</sub>		6.9	7.8	9.0	
V <sub>BS</sub> UVLO hysteresis	V <sub>BSUV(HYS)</sub>			0.6		
V <sub>CC</sub> UVLO off positive going threshold	V <sub>CCUV+</sub>		7.6	8.4	9.8	V
V <sub>cc</sub> UVLO enable negative going threshold	$V_{BSUV}$		6.9	7.8	9.0	
V <sub>cc</sub> UVLO hysteresis	V <sub>CCUV(HYS)</sub>			0.6		
Output high short circuit pulsed current	I <sub>O+</sub>	$V_0 = 0V, t \le 10 \ \mu s$	3.5	4.5		А
Output low short circuit pulsed current	I <sub>O</sub> .	$V_0 = 15V, t \le 10 \ \mu s$	3.5	4.5		

**NOTE2** For optimal operation, it is highly recommended the input pulse (to HIN and LIN) should have a minimum amplitude of 2.5V with a minimum pulse width of 280ns.





## High-Side / Low-Side Gate Driver


#### 1.7 AC Electrical Characteristics

 $V_{CC} = V_{BS} = 15V$ ,  $C_I = 1000 pF$ , and  $T_A = 25 \, ^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Turn-on propogation delay	t <sub>on</sub>	$V_s = 0V$		140	200	
Turn-off propogation delay	t <sub>off</sub>	$V_s = 0V$		140	200	
Propagation delay matching, HO & LO turn on/off	t <sub>DM</sub>			0	50	ns
Turn-on rise time	t <sub>r</sub>			25	50	
Turn-off fall time	t <sub>f</sub>	$V_S = 0V$		20	45	

### **2 Functional Description**

#### 2.1 Functional Block Diagram







## High-Side / Low-Side Gate Driver

#### **2.2 Timing Waveforms**

Figure 1. Input / Output Logic Diagram




Figure 2. Propagation Delay Matching





Figure 3. Input-to-Output Delay Timing Diagram





#### High-Side / Low-Side Gate Driver

#### 2.3 Application Information




Figure 4. Primary side of Full Bridge converter using LF2190N

- RRG1, RRG2, RRG3, and RRG4 values are typically between  $0\Omega$  and  $10\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $10\Omega$  is used in this example.
- It is **highly recommended** that the input pulse (to HIN and LIN) should have a minimum amplitude of 2.5V (for  $V_{cc}$ =15V) with a minimum pulse width of 280ns.
- RG1, RG2, RG3, and RG4 values are typically between  $20\Omega$  and  $100\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $50\Omega$  is used in this example.
- RB1 and RB2 value is typically between  $3\Omega$  and  $20\Omega$ , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging;  $10\Omega$  is used in this example. Also DB1 and DB2 should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.







## High-Side / Low-Side Gate Driver

#### **3 Performance Data**

Unless otherwise noted  $V_{CC} = V_{BS} = 15V$ ,  $T_A = 25$  °C,  $V_{COM} = 0V$  and values are typical.

Figure 5. Turn-on Propagation Delay vs. Supply Voltage




Figure 6. Turn-on Propagation Delay vs. Temperature




Figure 7. Turn-off Propagation Delay vs. Supply Voltage





Figure 8. Turn-off Propagation Delay vs. Temperature









#### Expertise Applied | Answers Delivered

#### Figure 9. Rise Time vs. Supply Voltage





Figure 11. Fall Time vs. Supply Voltage



## **LF2190N**

Figure 10. Rise Time vs. Temperature




Figure 12. Fall Time vs. Temperature








Figure 13. Delay Matching vs. Supply Voltage




Figure 14. Delay Matching vs. Temperature




Figure 15. Output Source Current vs. Supply Voltage




Figure 16. Output Source Current vs. Temperature










Figure 17. Output Sink Current vs. Supply Voltage




Figure 18. Output Sink Current vs. Temperature




Figure 19. Quiescent Current vs. Supply Voltage





Figure 20. Quiescent Current vs. Temperature









Expertise Applied | Answers Delivered

#### Figure 21. Logic 1 Input Voltage vs. Supply Voltage





Figure 23. Logic 0 Input Voltage vs. Supply Voltage



## **LF2190N**

Figure 22. Logic 1 Input Voltage vs. Temperature




Figure 24. Logic 0 Input Voltage vs. Temperature








Figure 25. V<sub>CC</sub> UVLO vs. Temperature




Figure 26. V<sub>BS</sub> UVLO vs. Temperature





Figure 27. Offset Supply Leakage Current Temperature







#### **4 Operational Information**

#### 4.1 Half-bridge Configuration

A common configuration used for the LF2190N is a half-bridge (see fig. 28). In a half-bridge configuration the source of the high-side MOSFET ( $Q_H$ ) and the drain of the low-side MOSFET ( $Q_L$ ) are connected. That line ( $V_S$ ) is both the return for the high side in the gate driver IC as well as the output of the half-bridge. When  $Q_H$  is on and  $Q_L$  is off,  $V_S$  swings to high voltage, and when  $Q_H$  is off and  $Q_L$  is on,  $V_S$  swings to GND. Hence the output switches from GND to high voltage at the frequency of HIN and LIN, this line drives a transformer for a power supply, or a coil on a motor.

### **LF2190N**

#### High-Side / Low-Side Gate Driver

In this half-bridge configuration, high voltage DC is input to the MOSFETs, and converted to a high voltage switching signal to output to load (fig 28). The MOSFETs operate in saturation mode and an important function of the gate driver is to turn on the MOSFET quickly to minimize switching losses from the linear region of the MOSFET (turn on and turn off); the LF2190N has a typical rise/fall time of 25ns/20ns into a 1nF load.

Another important function of the gate driver IC in the half-bridge configuration is to convert the logic signals of control (LF2190N operates at logic 3V), to a voltage level and current capacity to drive the gate of the MOSFET and IGBT; this requires driving large currents initially to turn on/turn off the MOSFET quickly. Also the floating well of the high-side allows high voltage operation in the bootstrap operation.




Figure 28. LF2190N in a half-bridge configuration

#### **4.2 Bootstrap Operation**

The supply for the LF2190N High Side is provided by the bootstrap capacitor  $C_B$  (see fig 29). In the half-bridge configuration,  $V_S$  swings from 0V to  $V_{HV}$  depending on the PWM input of the IC. When  $V_S$  is 0V,  $V_{BS}$  will go below  $V_{CC}$  and  $V_{CC}$  will charge  $C_B$ . When HO goes high,  $V_S$  swings to  $V_{HV}$ , and  $V_{BS}$  remains at  $V_{CC}$  minus a diode drop  $(D_B)$  due to the voltage on  $C_B$ . This is the supply for the high side gate driver and allows the gate driver to function with the floating well  $(V_S)$  at the high voltage.

When considering the value of the bootstrap capacitor  $C_B$ , it is important that it is sized to provide enough energy to quickly drive the gate of  $Q_H$ . Values of 1mF to 10mF are recommended, exact value depending on gate capacitance, and the noise in application. It is key to use a low ESR capacitor that is close to the device. This will best quickly supply charge to the gate of the MOSFET.




Figure 29. LF2190N high side in bootstrap operation







#### High-Side / Low-Side Gate Driver

#### 4.3 Gate Drive Control

The most crucial time in the gate drive is the turn on and turn off of the MOSFET, and performing this function quickly, but with minimal noise and ringing is key. Too fast a rise/fall time can cause unnecessary ringing, and too slow a rise/fall time will increase switching losses in the MOSFET.

An example of just the high side gate driver is shown in figure 30 (any selection of gate driver components should be the same for high side and low side drive); two extra components are seen,  $R_{\rm DH}$  and  $D_{\rm H}.$  With the careful selection of  $R_{\rm GH}$  and  $R_{\rm DH}$ , it is possible to selectively control the rise time and fall time of the gate drive. For turn on, all current will go from the IC through  $R_{\rm GH}$  and charge the MOSFET gate capacitor, hence increasing or decreasing  $R_{\rm GH}$  will increase or decrease rise time in the application. With the addition of  $D_{\rm H}$ , the fall time

can be separately controlled as the turn off current flows from the MOSFET gate capacitor, through  $D_{\rm H}$  and  $R_{\rm DH}$  to the driver in the IC to VS. So increasing or decreasing  $R_{\rm DH}$  will increase or decrease the fall time.

Increasing turn on and turn off has the effect of limiting ringing and noise due to parasitic inductances, hence with a noisy environment, it may be necessary to increase the gate resistors. For **gate resistor value selection** the exact value depends on the type of application, level of noise and ringing expected, and EMI requirements. Generally, power supplies switch at a fast speed, and want to squeeze out efficiency of the MOSFETs, so lower values are recommended, for example RGH =  $5\Omega$  -  $20\Omega$ . For motors, the switching speed is generally slower, and the application has more inherent noise, so higher values are recommended, for example RGH =  $20\Omega$  -  $100\Omega$ .




Figure 30. Gate Drive Control







#### High-Side / Low-Side Gate Driver

#### **4.4 Layout Considerations**

Layout plays a considerable role in noise and ringing in a circuit; unwanted noise coupling, unpredicted glitches and abnormal operation could arise due to poor layout of the associated components. Figure 31 shows a halfbridge schematic with parasitic inductances in the high current path  $(L_{p_1}, L_{p_2}, L_{p_3}, L_{p_4})$  which would be caused by inductance in the metal of the trace. Considering fig. 31, the length of the tracks in red should be minimized, and the bootstrap capacitor  $(C_{_{\rm B}})$  and the decoupling capacitor  $(C_{_{\rm D}})$  should be placed as close to the IC as possible. Low ESR ceramic capacitors should be used to minimize inductance.

And finally the gate resistors ( $R_{\rm GH}$  and  $R_{\rm GL}$ ) and the sense resistor ( $R_{\rm S}$ ) should be surface mount devices. These suggestions will reduce the parasitics due to the PCB traces.

Generally, for the **decoupling capacitor** ( $C_D$ ), at least one low ESR capacitor is recommended close to the VCC pin. Recommended values are  $1\mu F$  to  $10\mu F$ . A second smaller decoupling capacitor in parallel is sometimes added to provide better high frequency response (for example  $0.1\mu F$ ).




Figure 31. Layout Suggestions for LF2190N in a halfbridge





## High-Side / Low-Side Gate Driver

#### 4.5 Application Example: 3-Phase Motor Drive Control




Figure 32. Three Phase Motor Driver using the LF2190N



### High-Side / Low-Side Gate Driver

#### 4.5 Application Example: Full-bridge Configuration For 1kW - 3kW Power Supply




Figure 33. The LF2190N full bridge configuration for 1kW - 3kW power supply



#### High-Side / Low-Side Gate Driver

#### **5 Manufacturing Information**

to any limitations set forth in the information or standards referenced below.

#### 5.1 Moisture Sensitivity

All plastic encapsulated semiconductor packages are susceptible to moisture ingression. Littelfuse Integrated Circuits Division classified all of its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, IPC/JEDEC J-STD-020, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** rating as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
LF2190N	MSL3

#### 5.2 ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard JESD-625.

#### **5.3 Reflow Profile**

Provided in the table below is the IPC/JEDEC J-STD-020 Classification Temperature ( $T_c$ ) and the maximum dwell time the body temperature of these surface mount devices may be ( $T_c$  - 5)°C or greater. The Classification Temperature sets the Maximum Body Temperature allowed for these devices during reflow soldering processes.

Device	Classification Temperature(Tc)	Dwell Time (tp)	Max Reflow Cycles
LF2190N	260℃	30 seconds	3













#### High-Side / Low-Side Gate Driver

#### 5.4 Board Wash

Littelfuse recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.














#### High-Side / Low-Side Gate Driver

#### **6 Package Dimensions**



Notes: (Unless otherwise specified)

- 1. Controlling dimension: millimeters.
- 2. All dimensions are in mm (inches).
- 3. Reference JEDEC registration MS-012, variation AA.
- 4. Not including mold flash, protrusion, or gate burrs 0.15 (0.006) maximum per end.

<u>Dimensions:</u> Minimum / Maximum

#### **Important Notice**

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at <a href="https://www.littelfuse.com/disclaimer-electronics">https://www.littelfuse.com/disclaimer-electronics</a>.

Specification: DS-LF2190N-R01 ©Copyright 2021, Littelfuse, Inc. All rights reserved. Printed in USA. 09 / 20 / 2021



