



FGMD12SWR6012*A


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output





Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Description

The 2 12A Digital Dual *Tomodachi* power modules are non-isolated dc-dc converters that can deliver up to 2 12A of output current. These modules operate over a wide range of input voltage (V_{IN} = 4.5Vdc-14.4Vdc) and provide precisely regulated output voltages from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable LoopTM feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

* UL is a registered trademark of Underwriters Laboratories, Inc.

- CSA is a registered trademark of Canadian Standards Association
- [±] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
 ** ISO is a registered trademark of the International Organization of Standards
- * The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

Features

Preliminary

- Compliant to RoHS II EU "Directive 2011/65/EU"
- Compatible in a Pb-free or SnPb reflow environment
- Compliant to REACH Directive (EC) No 1907/2006
- Wide Input voltage range (4.5Vdc-14.4Vdc)
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor. Digitally adjustable down to 0.51Vdc
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range -40°C to 85°C
- Digital interface through the PMBus^{™ #} protocol
- Tunable LoopTM to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- UL* 60950-1 2nd Ed. Recognized, CSA[†] C22.2 No. 60950-1-07 Certified.(Pending)





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	$V_{\text{IN1}} \text{and} V_{\text{IN2}}$	-0.3	15	V
Continuous					
VS+1, VS+2, SMBALERT#	All		-0.3	7	V
CLK, DATA, SYNC,	All		-0.3	3.6	V
Operating Ambient Temperature	All	T _A	-40	85	°C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	$V_{\mathbb{N}1}$ and $V_{\mathbb{N}2}$	4.5	_	14.4	Vdc
Maximum Input Current	All	I _{N1,max &} I _{N2,max}			23	Adc
$(V_{IN}=4.5V \text{ to } 14.4V, I_{O}=I_{O, max})$						
Input No Load Current	$V_{O,set} = 0.6 \text{ Vdc}$	I _{IN1,No load} & I _{IN2,No load}		72		mA
$(V_{\mathbb{N}} = 12$ Vdc, $I_{O} = 0$, module enabled)	V _{O,set} = 5.5Vdc	I _{IN,1No load} & I _{IN2.No load}		210		mA
Input Stand-by Current ($V_{\mathbb{N}} = 12Vdc$, module disabled)	All	I _{IN1,stand-by} & I _{IN2,stand-by}		14		mA
Inrush Transient	All	$l_1^2 t \& l_2^2 t$			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1 H source impedance; V_N =4.5 to 14V, I _O = I _{Omax} ; See Test Configurations)	All	Both Inputs		25		mAp-p
Input Ripple Rejection (120Hz)	All	Both Inputs		-68		dB





4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	VO1, set & VO2, set	-1.0		+1.0	% VO, set
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	Vo1, set & VO2, set	-3.0	—	+3.0	% VO, set
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage — see Feature Descriptions Section) *0.51V possible through PMBus command	All	VO1 & VO2	0.6*		5.5	Vdc
PMBus Adjustable Output Voltage Range	All	V ₀₁ ,adj, V ₀₂ ,adj	-15	0	+10	%V _{O,set}
PMBus Output Voltage Adjustment Step Size	All	Both outputs	0.4			%V _{O,set}
Remote Sense Range	All	Both outputs			0.5	Vdc
Output Regulation (for V_{o} 2.5Vdc)		Both Outputs				
Line (V_N=V_N, min to V_N, max)	All	Both Outputs			+0.4	% V _{O, set}
Load (I ₀ =I _{0, min} to I _{0, max})	All	Both Outputs			10	mV
Output Regulation (for $V_0 < 2.5 Vdc$)						
Line (V_N=V_N, min to V_N, max)	All	Both Outputs			5	mV
Load ($I_0=I_{0, min}$ to $I_{0, max}$)	All	Both Outputs			10	mV
Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All	Both Outputs			0.4	% V _{O, set}
Output Ripple and Noise on nominal output at 25°C						
(V_N=V_N nom and I_O=I_{O, min} to I_{O, max} Co = 2 0.1 + 2 47 uF per output)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All			50	100	mV _{pk-pk}
RMS (5Hz to 20MHz bandwidth)	All			20	38	mV _{rms}
External Capacitance ¹						
Without the Tunable Loop™						
ESR 1 m	All	C _{O. max}	2 47		2 47	F
With the Tunable Loop TM						
ESR 0.15 m	All	C _{O, max}			1000	F
ESR 10 m	All	C _{O, max}			5000	F
Output Current (in either sink or source mode)	All	I _o	0		12x2	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I _{O, lim}		150		% I _{o,max}
Output Short-Circuit Current	All	I _{01, s/c} , I _{01, s/c}		6		Arms
(V _o 250mV) (Hiccup Mode)						
Efficiency	V _{O,set} = 0.6Vdc	1, 2		79		%
V _№ = 12Vdc, T _A =25°C	V _{O, set} = 1.2Vdc	1, 2		88		%
$I_{O}=I_{O,max}, V_{O}=V_{O,set}$	V _{O,set} = 1.8Vdc	1, 2		91		%
	V _{O,set} = 2.5Vdc	1, 2		93		%
	V _{O, set} = 3.3Vdc	1, 2		94		%
	$V_{O,set} = 5.0 V dc$	1, 2		95		%
Switching Frequency	All	f _{sw}		500		kHz

¹ External capacitors may require using the new Tunable LoopTM feature to ensure that the module is stable as well as getting the best transient response. See the Tunable LoopTM section for details.





4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Frequency Synchronization	All					
Synch Frequency (2 x f _{switch})				1000		kHz
Synchronization Frequency Range	All		-5%		+5%	kHz
High-Level Input Voltage	All	VIH	2.0			V
Low-Level Input Voltage	All	VIL			0.4	V
Input Current, SYNC	All	ISYNC			100	nA
Minimum Pulse Width, SYNC	All	tSYNC	100			ns
Maximum SYNC rise time	All	tSYNC_SH	100			ns

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I_0=0.8I_{0, max}, T_A=40°C) Telecordia Issue 3 Method 1 Case 3	All		75,767,425		Hours
Weight		_	4.5 (0.16)	_	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
$(V_{\mathbb{N}} \!\!=\!\! V_{\mathbb{N}, \min}$ to $V_{\mathbb{N}, \max};$ open collector or equivalent,						
Signal referenced to GND)						
Device Code with no suffix — Negative Logic (See Ordering Information)						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	lih1, lih2	-	-	1	mA
Input High Voltage	All	VIH1, VIH2	2	-	V _{IN, max}	Vdc
Logic Low (Module ON)						
Input low Current	All	li∟1, li∟2	-	-	20	А
Input Low Voltage	All	VIL1, VIL2	-0.2	-	0.6	Vdc
Turn-On Delay and Rise Times						
$(V_{\mathbb{N}} = V_{\mathbb{N}, \text{norm}}, I_{O} = I_{O, \text{max}}, V_{O}$ to within \$1% of steady state)						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_N = V_{N,min}$ until $V_0 = 10\%$ of $V_{0, set}$)	All	Tdelay1, Tdelay2	_	2	-	msec
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until $V_0 = 10\%$ of V_0 , set)	All	Tdelay1, Tdelay2	-	800	-	µsec
Output voltage Rise time (time for V_0 to rise from 10% of Vo, set to 90% of Vo, set)	All	Trise1, Trise2	_	5	_	msec
Output voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{N, min}$ to $V_{N, max}I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance		Both Outputs			3.0	% V _{O, set}





4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Feature Specifications (cont.)

Parameter	Device	Symbol	Min	Тур	Max	Units
Over Temperature Protection (See Thermal Considerations section)	All	T _{ref}		135		°C
PMBus Over Temperature Warning Threshold*	All	T _{WARN}		125		°C
Input Undervoltage Lockout						
Turn-on Threshold	All	Both Inputs			4.5	Vdc
Turn-off Threshold	All	Both Inputs			4.25	Vdc
Hysteresis	All	Both Inputs	0.15	0.2		Vdc
PMBus Adjustable Input Under Voltage Lockout Thresholds	All	Both Inputs	4		14	Vdc
Resolution of Adjustable Input Under Voltage Threshold	All	Both Inputs			250	mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{\text{supply}} \leq 5 \text{VDC}$						
Overvoltage threshold for PGOOD ON	All	Both Outputs		108.33		%V _{O, set}
Overvoltage threshold for PGOOD OFF	All	Both Outputs		112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON	All	Both Outputs		91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF	All	Both Outputs		87.5		%V _{O, set}
Pulldown resistance of PGOOD pin	All	Both Outputs		40	70	Ω
Sink current capability into PGOOD pin	All	Both Outputs			5	mA

* Over temperature Warning — Warning may not activate before alarm and unit may shutdown before warning





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		Vн	2.1			V
Input Low Voltage (CLK, DATA)		VL			0.8	V
Input high level current (CLK, DATA)		I _{IH}	-10		10	А
Input low level current (CLK, DATA)		IL	-10		10	mA
Output Low Voltage (CLK, DATA, SMBALERT#)	Ι _{ουτ} =2mA	Vol			0.4?	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	I _{он}	0		10	А
Pin capacitance		C _o		0	1	pF
PMBus Operating frequency range	Slave Mode	Fpmb	10		400	kHz
Data hold time	Receive Mode Transmit Mode	thd:dat	0 300			ns
Data setup time		tsu:dat	250			ns
Measurement System Characteristics						
Output current measurement range		I _{RNG}	0		18	А
Output current measurement gain accuracy (at 25°C)		I _{ACC}			¥1	А
V _{OUT} measurement range		V _{OUT(rng)}	0.5		5.8	V
V _{OUT} measurement accuracy			-2		2	%



Tomodacki Series

FGMD12SWR6012*A


Preliminary

Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 0.6Vo and 25°C.







TIME, t (1µs/div)

Figure 3. Typical output ripple and noise ($C_0 = 2$ 0.1uF+2 47uF ceramic, $V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$,).




Figure 5. Typical Start-up Using On/Off Voltage (Vin=12V, I₀ = lo1,max, lo2,max,).






Figure 2. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12Vin, Cout=2x47uF+7x330uF, CTune=12nF, RTune=300



TIME, t (2ms/div)

Figure 6. Typical Start-up Using Input Voltage (VIN = 12V, Io = lo1,max, lo2,max,).





Preliminary


OUTPUT CURRENT, Io (A)

Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 1.2Vo and 25°C.










TIME, t (1µs/div)

Figure 9. Typical output ripple and noise (C₀= 2 0.1uF+2 47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).





TIME, t (2ms/div)






AMBIENT TEMPERATURE, $T_{A}\ ^{\mathrm{o}}\mathrm{C}$





TIME, t (20µs /div)

Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=3x47uF+3x330uF, CTune=2700pF & RTune=300



TIME, t (2ms/div)

Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).





Preliminary

OUTPUT CURRENT, Io (A)

OUTPUT VOLTAGE V_o (20mV/div)


output current, I_o (A) (5Adiv)

Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 1.8Vo and 25°C.







TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (C_0 = 2 0.1uF+2 47uF ceramic, VIN = 12V, lo = lo1,max, lo2,max).




Figure 17. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).




Figure 14. Derating Output Current versus Ambient Temperature and Airflow.







Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF+2x330uF, CTune = 1800pF & RTune = 300



TIME, t (2ms/div)

Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).




Preliminary


Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 2.5Vo and 25°C.







TIME, t (1µs/div)

Figure 21. Typical output ripple and noise (C₀= 2x0.1uF+2x47uF ceramic, V_{IN} = 12V, l₀ = $l_{01,max}$, $l_{02,max}$).




Figure 23. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).






Figure 20. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=3x47uF+2x330uF, CTune=1500pF & RTune = 300



TIME, t (2ms/div)

Figure 24. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).



Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 3.3Vo and 25°C.





Figure 25. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (C_0 = 2x0.1uF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).






Figure 29. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).




AMBIENT TEMPERATURE, T_A °C

Figure 26. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 28 Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=3x47uF+1x330uF, CTune = 1200pF & RTune = 300



TIME, t (2ms/div)

Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).




Preliminary


Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 12A Digital Dual *Tomodachi* at 5Vo and 25°C.







TIME, t (1µs/div)

Figure 33. Typical output ripple and noise (C₀ = 2 0.1uF + 2 47uF ceramic, VIN = 12V, lo = lo1,max, lo2,max).




Figure 35. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).







Figure 32. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)





TIME, t (2ms/div)

Figure 36. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).



4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Design Considerations

Input Filtering

The 2 12A Digital Dual *Tomodachi* module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 12A of load current with 2x22 μF or 3x22 μF ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with $4x22 \ \mu$ F or $6x22 \ \mu$ F ceramic capacitors at the input (2 x 12A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μF ceramic and 22 μF ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of $2 \times 12A$. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable LoopTM feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external $4x47 \ \mu\text{F}$, $6x47 \ \mu\text{F}$ or $8x47 \ \mu\text{F}$ ceramic capacitors at the output (2 x 12A load). Input voltage is 12V.

Safety Considerations

Preliminary

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the enduse safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 30A (voltage rating 125Vac) in the positive input lead. (Littelfuse 456 Series or equivalent)



Data Sheet



FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 2 12A Digital Dual *Tomodachi* power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" — see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.


For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal(normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal(normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off


Preliminary

Please see the Digital Feature Descriptions section.

Output 1










Output 1







FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Output 2




Figure 40. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output on either or both outputs as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The voltage of each output can be programmed to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Restrictions on the output voltage set point depending on the input voltage are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. When the output voltage is trimmed lower than 0.6V, then the max input voltage for 0.6Vout is 13V. The Lower Limit curve shows that for output voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution — Do not connect SIG_GND to GND elsewhere in the layout Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, each output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in k

Preliminary

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

V _{0. set} (V)	Rtrim(K)				
0.6	Open				
0.9	40				
1.0	30				
1.2	20				
1.5	13.33				
1.8	10				
2.5	6.316				
3.3	4.444				
5.0	2.727				

Table 1

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board






FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.gecriticalpower.com in the Embedded Power group, also calculates the values of $R_{margin-up}$ and $R_{margin-down}$ for a specific output voltage and % margin. Please consult your local GE technical representative for additional details.






Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry on both outputs and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of $135^{\circ}C(typ)$ is exceeded at the thermal

reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

Preliminary

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. **If synchronization is not being used, connect the SYNC pin to GND**.




Figure 45. External source connections to synchronize switching frequency of the module.





FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Measuring Output Current, Output Voltage and Input Voltage

Please see the Digital Feature Descriptions section.

Tunable Loop[™]

The module has a feature that optimizes transient response of the module called Tunable ${\rm Loop}^{\rm TM}.$

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series




Figure. 47. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for
Vin=12V and various external ceramic capacitor combinations.

Co	3x47μF	4x47μF	6x47μF	10x47µF	20x47µF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	220pF	330pF	1000pF	1800pF	3900pF

R-C between the VS+ and TRIM pins of the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.

Preliminary

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 6A to 12A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Table 3. Recommended values of R_{TUNE} and C_{TUNE}	to obtain
transient deviation of 2% of Vout for a 6A step	load with
Vin=12V.	

Vo	5V	3.3V	2.5V	1.8V	1.2V	0.6V
			3x47μF+	3x47μF+	3x47μF+	2x47μF+
Co	6x47μF	330µF	2x330µF	2x330µF	3x330µF	7x330µF
		Polymer	Polymer	Polymer	Polymer	Polymer
R _{TUNE}	300	300	300	300	300	300
C _{TUNE}	470pF	1200pF	1500pF	1800pF	2700pF	12nF
ΔV	84mV	39mV	30mV	27mV	20mV	10mV

Note: The capacitors used in the Tunable Loop tables are 47 F/2 m ESR ceramic and 330 F/12 m ESR polymer capacitors.



FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Digital Feature Descriptions

PMBus Interface Capability

The 2 12A Digital Dual *Tomodachi* power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

Preliminary

Digit	Resistor Value (K)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

The user must know which l^2C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, <u>smbus.org</u>.




Figure 48. Circuit showing connection of resistors used to set the PMBus address of the module.

PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

Format		Unsigned Binary						
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r	r	r	r	r	r/w
Function	PA	Х	Х	Х	Х	Х	Х	PO
Default Value	0	х	Х	Х	х	Х	Х	0

PAGE Command Truth Table

PA	PO	Logic Results
0	0	All Commands address first output
0	1	All Commands address second output
1	0	Illegal input, Ignore write
1	1	All Commands address both outputs

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage





4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0	:	Output is	disabled
•	•	Output is	albabica

1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any



Data Sheet

load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600 s and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Table 5

Rise Time	Exponent	Mantissa
600 s	11100	0000001010
900 s	11100	0000001110
1.2ms	11100	0000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a 20k upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} is be nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT.1} = \left[\frac{20000 + RTrim1}{RTrim1}\right] \times V_{REF}$$
$$V_{OUT.2} = \left[\frac{20000 + RTrim2}{RTrim2}\right] \times V_{REF}$$

Hence the module output voltages is dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage canbe specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Possible values range from -120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51Vdc. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at -9 (decimal). The value of the offset voltage is given by

$$V_{REF(offset)} = VREF _TRIM \times 2^{-9}$$





FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

This offset voltage is added to the voltage set through the divider ratio and nominal V_{RF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

 \bullet The internal reference voltage is 0.6V. So we need to $\$ determine how the 20mV translates to a change in the internal reference voltage.

• Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33

- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V_{ref(offset) =} V_{ref_Trim} x 2 ⁻⁹
- V_{ref Trim} = V_{ref(offset)} x 512
- $V_{ref_Trim} = -0.0066 \times 512 = -3.3 = -3$ (rounded to nearest integer

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at -9

(decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_NARGIN_LOW and the VREF_TRIM values as shown

below. The net permissible voltage range change is -30% to +10% for the margin high command and -20% to 0% for the margin low command

 $V_{REF(MH)} =$

 $(STEP_VREF_MARGIN_HIGH+VREF_TRIM) \times 2^{-9}$

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

• The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- V_{REF(MH) =} (Step_V_{ref_margin_high} + V_{ref_trim}) x 2⁻⁹
- Assume V_{ref_Trim} = 0 here
- Step_V_{ref_margin_high} = V_{REF(MH)} x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer
- $V_{REF(ML)} =$

$(STEP_VREF_MARGIN_LOW+VREF_TRIM) \times 2^{-9}$

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo).

 \bullet The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

Preliminary

- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = 0.033 Volts (- sign since we are margining down)
- V_{REF(ML) =} (Step_V_{ref_margin_low} + V_{ref_trim}) x 2⁻⁹
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_V_{ref_margin_low} = V_{REF(ML)} x 512 V_{ref_trim}
- Step_V_{ref_margin_low} = -0.033 x 512 -- (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

 00XX
 :
 Margin Off

 0101
 :
 Margin Low (Act on Fault)

 0110
 :
 Margin Low (Act on Fault)

 1001
 :
 Margin High (Act on Fault)

 1010
 :
 Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at —1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command will use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte will represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte will represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) is used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal is de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value.





4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

The PGL (POWERGOODLOW) command will set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command will set the level above which the PGOOD command is de-asserted. This command will also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold is set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command will set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they is mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits will represent the exponent (fixed at -2) and the remaining 11 bits will represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current, Output Voltage and Input Voltage

The module is capable of measuring key module parameters such as output current and voltage for each outputs and input voltage for each input and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at —15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of 4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output



Data Sheet

voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command will return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in P/MBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

	Low Byte	
Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

High Byte

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	Х	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	Х	0
1	Х	0
0	Х	0

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	Х	0
5	Х	0
4	VOUT UV Fault	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0





FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	Х	0
5	IOUT OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	X	0
0	Х	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	Х	0
2	Х	0
1	Other Communication Fault	0
0	X	0

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent — fixed at - 2, and lower 11 bits are mantissa in two's complement format — fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent fixed at -10, and lower 11 bits are mantissa in two's complement format — fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (xxxxxx corresponds to the UDXS1212 series of module), while bits [7:3] indicate the revision number of the module.

	Low Byte	
Bit Position	Flag	Default Value
7:2	Module Name	000011
1:0	Reserved	10

Preliminary

High Byte								
Bit Position	Flag	Default Value						
7:3	Module Revision Number	None						
2:0	Reserved	000						





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Summary of Supported PMBus Commands Please refer to the PMBus 1.1 specification for more details of these commands. Table 6

			16	able 6							
Hex Code	Command		Non-Volatile Memory Storage								
Coue		Ability to configure, co module									
		Format Unsigned Binary									
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r	r	r	r	r	r	r/w	
		Function	PA	Х	Х	Х	Х	Х	Х	PO	
00	DACE	Default Value	0	Х	Х	Х	Х	Х	Х	0	
00	PAGE	PAGE Command Truth	n Table								
		PA PO			Lo	ogic Resu	ılts				
		0 0		All C	ommano	ds addres	ss first o	output			
		0 1		All Co	mmands	address	second	output			
		1 0			Illegal in	iput, Igno	ore writ	e			
		1 1				s addres					
-			Alsour					utputs			
		Turn Module on or off	. Aiso us	ed to ma	rgin the c	-	-				
		Format Bit Position	7	6	F		d Binary		1		
		Bit Position Access	7 r/w	6 r	5 r/w	4 r/w	3 r/w	2 r/w	1 r	0 r	
		Function	On	X	17 VV		rgin	17 VV	X	X	
		Default Value	0	0	0	0	0	0	X	X	
01	OPERATION	Bit 7:0 Output switch									
		1 Output sv									
		Margin: 00XX Margin									
		0101 Margii 0110 Margii									
		1001 Margi									
		1010 Margi									
		Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus									
		commands Format									
		Bit Position	7	6	5	Unsigne 4	a binary	2	1	0	
02	ON_OFF_CONFIG	Access	r	r	r	r/w	r/w	r/w	r/w	r	YES
		Function	Х	Х	Х	pu	cmd	cpr	pol	сра	
		Default Value	0	0	0	1	0	1	1	0	
		Refer to Page 19 for d	etails on	pu, cmd,	cpr, pol a	and cpa					
03	CLEAR_FAULTS	Clear any fault bits that	t may ha	ave been s	set, also i	releases t	he SMB	Alert#	signal if t	he device	
		has been asserting it.									
		Used to control writing	g to the r	nodule vi	a PMBus	. Copies t	the curre	nt regist	er setting	g in the	
		module whose comma									
		(EEPROM) on the mod		1 la chian	J D:						
		Format Bit Position	7	6	5	Unsigne 4	d Binary 3	2	1	0	
		Access	r/w	r/w	r/w	4 X	x	X	X	x	
		Function	bit7	bit6	bit5	X	X	X	X	X	
		Default Value	0	0	0	Х	Х	Х	Х	Х	
10	WRITE_PROTECT	Bit5: 0 — Enables all w									YES
		1 — Disables all v						JPERATI	ON		
		and ON_OFF Bit 6: 0 — Enables all v					IJ				
		1 — Disables all	writes ex	cept for	the WRI	TE_PROT	ect, pa	GE and			
		OPERATION	commar	nds (bit5	and bit7	must be					
		Bit7: 0 — Enables all w					ст				
		1 — Disables all v (bit5 and bit6			ne vvkil			manđ			
		נטונט מווע טונט	must De								
15	STORE_USER_ALL	Stores all of the curren	t storab	le register	r settings	s in the EE	PROM	memory	as the ne	w defaults	
		on power up									





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

FGMD12SWR6012*A

Hex Code	Command	Brief Description N	lon-Volatile Memory Storage
16	RESTORE_USER_ALL	Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching	
		This command helps the host system/GUI/CLI determine key capabilities of the module Format Unsigned Binary	
		Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
19	CAPABILITY	Function PEC SPD ALRT Reserved	
		Default Value 1 0 1 1 0 0 0	
		PEC — 1 Supported	
		SPD -01 — max of 400kHZ	
		ALRT — 1 — SMBALERT# supported The module has MODE set to Linear and Exponent set to -10. These values cannot be the rest descendence	
		changed	
20	VOUT_MODE	Access r <td></td>	
		Mode: Value fixed at 000. linear mode	
		Exponent: Value fixed at 10111, Exponent for linear mode values is -9	
		Sets the value of input voltage at which the module turns on	
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 1 1 1 1 1 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
35	VIN_ON	Default Value 0 0 0 1 0 0 1	YES
55		Exponent -2 (dec), fixed	125
		Mantissa	
		The upper four bits are fixed at 0	
		The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are	
		 4.25, in steps of 0.25V upto 9.5V. 	
		 9.5V to 13V in increments of 0.5V 	
		 13V to 16V in increments of 1V 	
		Sets the value of input voltage at which the module turns off	
		Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0	
		Function Exponent Mantissa Default Value 1 1 1 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r/w r/w <td></td>	
		Function Mantissa	
		Default Value 0 0 0 0 1 0 0 0	
36	VIN_OFF	Exponent -2 (dec), fixed	YES
		Mantissa	
		The upper four bits are fixed at 0	
		The lower seven are programmable with a default value of 8(dec). This corresponds to a	
		default of 4.0V.	
		Allowable values are	
		 4.00, in steps of 0.25V upto 9.75V. 10.25V the 11.75V is inservente of 0.5V 	
		 10.25V to 11.75V in increments of 0.5V 	
		• 12V	
		13.75V to 16.75V in increments of 1V	





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

		Brief Description									Non-Volatile Memory Storage			
		Returns the value of th	ne gain co	orrection	term use	d to cor	rect the r	neasured	output o	urrent				
		Format	Format Linear, two's complement binary											
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r	r	r	r	r	r/w				
38	IOUT_CAL_GAIN	Function		<u> </u>	Exponent				Mantissa		YES			
		Default Value	1	0	0	0	1	0	0	V				
		Bit Position Access	7 r/w	6 r/w	5 r/w	4 r/w	3 r/w	2 r/w	1 r/w	0 r/w				
		Function	17 W	17 W	17 W		ntissa	17 W	17 W	r/w				
		Default Value		V	/: Variable			calibrat	ion					
		Derdale Value						calibrat						
		Returns the value of th												
		Format	Returns the value of the offset correction used to correct the measured output current Format Linear, two's complement binary											
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r	r	r	r/w	r	r				
39	IOUT_CAL_OFFSET	Function			Exponent				Mantissa		YES			
		Default Value	1	1	1	0	0	V	V	V				
		Bit Position	7	6	5	4	3	2	1	0				
		Access Function	r	r	r/w	r/w Mar	r/w ntissa	r/w	r/w	r/w				
		Default Value		1	/: Variable	-		calibrat	ion					
			I	v		. המזכת ה	in racioly	CallUI dl						
		Sets the output overcu	urrent fau	ult level in	n A (cann	ot be ch	anged)							
		Format					mplemen	t binary						
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r	r	r	r	r	r				
46	IOUT_OC_FAULT_LIMIT	Function			Exponent				Mantissa		YES			
10		Default Value	1	1	1	1	1	0	0	0	125			
		Bit Position	7	6	5	4	3	2	1	0				
		Access Function	r	r/w	r/w	r/w	r/w ntissa	r/w	r/w	r/w				
		Default Value	0	0	1	0	1	0	0	0				
	Value maybe locked									U				
		Determines module act undervoltage (UV) fau		sponse t	o an IOU	_OC_FA	AULI_LI/	All or a	VOUI					
		Format				Unsigne	ed Binary							
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r/w	r/w	r/w	r	r	r				
		Function	Х	Х	RS	RS	RS	х	Х	х				
47	IOUT_OC_FAULT_RESPONSE	Default Value	0	0	[2] 1	[1] 1	[0] 1	1	0	0	YES			
		RS[2:0] — Retry Settir 000 Unit doe 111 Unit goe	[2:0] — Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptable											
		Sets the output overcu Format Bit Position Access	urrent wa	arning lev		two's co 4 r	mplemen 3 r	t binary 2 r	1 r	0 r				
		Function			Exponent				Mantissa					
4A	IOUT_OC_WARN_LIMIT	Default Value	1	1	1	1	1	0	0	0				
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w				
		Function					ntissa							
	Value may be locked	Default Value	0	0	1	0	0	1	1	0				





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Hex Code	Command	Brief Description								Non-Volatile Memory Storage				
		Sets the overter	nperatu	re fault le	evel in	°C								- the storage
		Format	nperata				r, tv	vo's comple	ement bin	arv			1	
		Bit Positio	n	7	6	5				2	1	0	1	
		Access		r	r	r		r	r	r	r	r		
4F	OT_FAULT_LIMIT	Function				Expone	nt				antissa		ļ	YES
41		Default Va		0	0	0		-	-)	0	0		
		Bit Positio	n	7	6	5				2	1	0	-	
		Access		r/w	r/w	r/w				w	r/w	r/w	ł	
		Function Default Va		1	0	0	1	Mantiss 0	-	1	1	1		
	Value may be locked	Derault Va	uc		0	Ŭ		v	•	-	1	-	1	
		Sets the over te	mperati	ure warni	ng leve	el in °C								
		Format	<u>porae</u>				r, tv	wo's comple	ement bin	ary			1	
		Bit Positio	n	7	6	5		4	3 2	2	1	0		
		Access		r	r	r		r	r i	r	r	r	ļ	
51		Function		_		Expone	ent	_	_		antissa			YES
51	OT_WARN_LIMIT	Default Va		0	0	0	_	-)	0	0	4	
		Bit Positio Access	n	7 r/w	6 r/w	5 r/w	+		-	2 'w	1 r/w	0 r/w	{	
		Function		17 VV	17 W	17 VV		Mantiss		vV	17 VV	17 VV	1	
	Value may be locked	Default Va		0	1	1			1 1	1	0	1	1	
		Sets the rise tim	a of the		oltage	during	ct ~~							
		Supported Value							Value of	0 instru	ucts ur	nit to brir	ng its	
		output to progra	ammed	value as o	quickly	as possi	ible							
		Format				Linea		wo's comple	ement bin	ary			l	
		Bit Positio	n	7	6	5				2	1	0		
61	TON RISE	Access		r	r			r	r	r	r	r/w	-	YES
01		Function		1	1	Expone 1	ent	0	0 (antissa 0		ł	125
		Default Valu Bit Positior		1	6	5		4	-	2	1	0		
		Access	11	r/w	r/w	r/w					r/w	r/w	1	
		Function				1		Mantiss						
		Default Va	lue	0	0	1		0	1 ()	1	1		
		Returns one byt	e of info	ormation	with a	summai	ry o	of the most	critical m	odule fa	aults			
		Format						Unsigne						
		Bit Positio	n	7	6	5		4	3		2	1	0	
78	STATUS_BYTE	Access		r	r	r	•	r	r		r	r	r	
		Flag		х	OFF	VOUT	- C	V IOUT_C	DC VIN I	JV TE	MP	CML	None of the	
												-	Above	
		Default Va	lue	0	0	C)	0	0		0	0	0	
		Returns two byt	es of in	formatior	n with	a summa	ary	of the mod	lule's fault	/warnii	ng con	ditions		
		Format	_	-		-		Unsigned		-	-		_	
		Bit Position	7	6	\rightarrow	5		4	3	2	1		0	
		Access	r	r		r		r	r	r	r		r	
		Flag	VOUT	IOUT/PC	JUT	Х		MFR	PGOOD	Х	Х		Х	
		Default	0	0		0		0	0	0	0		0	
79	STATUS_WORD	Value		-					-	_	-			
		Bit Position	7	6		5		4	3	2	1		0	
		Access	r	r		r		r	r	r	r		r	
		Flag	х	OFF			<u>،</u> ۱	IOUT_OC		ТЕЛАР	CAN		e of the	
		riag	^	UII.	Ň	.001_C			VIIN_UV	IL/VIP	CIVIL	ał	oove	
		Default	^	v	+	~		0	_	_	_		0	
		Value	0	Х		0		0	0	0	0		0	
		Poturna ana la t	o of inf		اء المانين	ho	^c	المحم مط	· · · · · ·	vol+	o volat	od fo14 -		
		Returns one byt Format		umation	with t	ne statu:		Unsigned Bi		voitag	e relat	eu raults	1	
		Bit Positio	n	7		6	5	4	3	2	1	0	1	
7A	STATUS_VOUT	Access		r		r	r	r	r	r	r	r	1	
		Flag		VOUT_	OV		Х	VOUT_	UVX	Х	Х	Х]	
		Default Va	lue	0		0	0	0	0	0	0	0	J	





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
7B	STATUS_IOUT	Returns one byte of information with the status of the module's output current related faultsFormatUnsigned BinaryBit Position76543210AccessrrrrrrrrrFlagIOUT_OC FaultXIOUT OC WarningXXXXXDefault Value0000000	
7D	STATUS_TEMPERATURE	Returns one byte of information with the status of the module's temperature related faults Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Flag OT_FAULT OT_WARN X X X X X Default Value 0 0 0 0 0 0 0	
7E	STATUS_CML	Returns one byte of information with the status of the module's communication related faults Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r	
80	STATUS_MFR_SPECIFIC	Returns one byte of information with the status of the module specific faults or warning Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r R Flag OTFI x X IVADDR X X TWOPH_EN Default Value 0 0 0 0 0 0 0 0 OTFI - Internal Temperature above Thermal Shutdown threshold IVADDR - PMBUs address is not valid WOPH EN - Module is in 2 phase mode - PMA - PMA - PMA - PMA	
8B	READ_VOUT	Returns the value of the output voltage of the module. Exponent is fixed at -9. Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r	
8C	read_iout	Returns the value of the output current of the module Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r </td <td></td>	





2*A Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Table 6 (Continued)

			100		.onunu							
Hex Code	Command	Brief Description									Non-Volatile Memory Storage	
Coue		Returns the value of th	e extern	al tempe	rature in	degree C	elsius					Memory Storage
		Format		<u></u>		two's co		t binary				
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	R	r	r	r		
		Function	-		Exponent				Mantissa			
8E	READ_TEMPERATURE_2	Default Value	0	0	0	0	0	V	V	V		
01		Bit Position	7	6	5	4	3	2	1	ů 0	1	
		Access	r	r	r	r	r	r	r	r	1	
		Function					ntissa					
		Default Value	V	V	V	V	V	V	V	0		
		V - Variable	v	v	v	v	v	v	v	0	1	
		Returns one byte indic	ating the	module	is complia	ant to PN	ABus Spe	c. 1.1 (re	ead only)			
		Format			<u></u>		d Binary	<u></u>			1	
98	PMBUS_REVISION	Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r	1	
		Default Value	0	0	0	1	0	0	0	1	1	
		Schalt Fulde			· ·				. · ·		J	
		Returns module name	informati	ion								
		Format	nomdu			IInsigne	d Binary				1	
		Bit Position	7	6	5	4	a binary	2	1	0		
			r	r	r	r r	r	r z	r	r	1	
	D0 MFR_SPECIFIC_00	Function	1	ſ	1 1		rved	ſ	ſ	ſ	1	
D0		Default Value	0	0	0	0	0	0	0	0	1	YES
		Bit Position	7	6	5	4	3	2	1	0	1	
			r		r	4	r	z r	1	r	1	
		Access Function	I	r		e Name		II	Poss	erved	1	
		Default Value	0	0	0	e Name 0	1	1	1	o o	1	
			U	0	0	U	1 1	1	1	U	1	
		Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps.								DS.		
		Permissible values rang	e betwee									
		Exponent fixed at -9(c										
		Format			Linear,	two's coi	mplemen	t binary				
		Bit Position	7	6	5	4	3	2	1	0		
D 4		Access	r/w	r	r	r	r	r	r	r		VEC
D4	VREF_TRIM	Function				Mar	ntissa					YES
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Mar	ntissa					
		Default Value	V	V	V	V	V	V	V	V]	
		Applies a fixed offset t										
		values range between										
		VREF_TRIM)x2 ⁻⁹ . Exp	onent fix	ed at -9	(dec). Net	t output v	voltage ir	ncludes \	/REF_TRI	M adjust	ment	
		and ranges from -30%	to 10%									
		Format				two's cor		-				
		Bit Position	7	6	5	4	3	2	1	0		
D5	STEP_VREF_MARGIN_HIGH	Access	r	r	r	r	r	r	r	r		YES
		Function		•	-		ntissa	•		•		
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w		
		Function				Mar	ntissa]	
		Default Value	V	V	V	V	V	V	V	V]	
			•	•		•	•	•	•	•	•	







Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Table 6 (Continued)

Hex Code	Command	Brief Description									Non-Volatile Memory Storage		
		Applies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV steps. Permissible values range between -120mV and 0mV) The offset is calculated as (STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 ⁻⁹ .Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%											
		Form	nat			Linear,	two's c	omplem	ent binary	1			
		Bit Pos	ition	7	6	5	4	3	2	1	0		
D6	STEP VREF MARGIN LOW	Acce	ess	r	r	r	r	r	r	r	r		YES
		Funct						ntissa					
		Default	Value	V	V	V	V	V	V	V	V		
		Bit Pos	ition	7	6	5	4	3	2	1	0		
		Acce	ess	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Funct						intissa					
		Default		V	V	V	V	V	V	V	V		
		Single comm limits as perc			VOU	T_UNDER_	VOLTA	GE(UV)) and VO	JT_OVER	R_VOLTA	GE(OV)	
		Format					l	Jnsigne	d Binary				
		Bit Position		7		6	5	4	3	2	1	0	
		Access		r		-	r	r	r	r	r/w	r/w	
		Function		x		x	x	х	х	х	PCT_ MSB	PCT_ LSB	
		Defaul	+ Value	0		X	х	Х	Х	Х	х	0	
D7	PCT_VOUT_FAULT_PG_LIMIT	PAGE Comm		-		~ .	~	Λ	Λ	~	^	0	
		PCT_M PCT_LS SB B			(%)	PGL LOW (%)	PC HIC (%	GH	PGH HIGH (%)	PGH LOW (/ (%)	
		0	0	-16	.67	-12.5	-8.	33	12.5	8.33	1	6.67	
		0	1	-12	2.5	-8.33	-4.	17	8.33	4.17	1	2.5	
		1	0	-29		-20.83	-16		8.33	4.17		2.5	
		1	1	-41.67		-37.5	-33	.33	8.33 4.		1	2.5	
			ed to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 d are a multiple of TON_RISE TIME										
		Format					Unsigr	ied Bina	ry				
D8	SEQUENCE_TON_TOFF_DELAY	Bit Position		7	6	5	4	3	2	1	0		
		Acce	ess	r/w	r/w		r	r/w			r		
		Funct	ion	TC	DN_DI	ELAY			TOFF_D	LAY			
		Default	Value	0	0	0	0	0	0	0	0		





FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.




Figure 49. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 50. For reliable operation the temperatures at these points should not exceed 135°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Preliminary

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 50. Preferred airflow direction and location of hot-spot of the module (Tref).



Preliminary


Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Example Application Circuit

Vin:	12V
Vout:	1.8V
lout:	2 9A max., worst case load transient is from 6A to 9A
∆Vout:	1.5% of Vout (27mV) for worst case load transient

Vin, ripple1.5% of Vin (180mV, p-p)



CI1	Decoupling cap - 4x0.1 μ F/16V, 0402 size ceramic capacitor
CI2	4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
CI3	470μF/16V bulk electrolytic
CO1	Decoupling cap - $2x0.1\mu$ F/16V, 0402 size ceramic capacitor
CO2	$3 \times 47 \mu$ F/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO3	1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)
CO4	Decoupling cap - $2x0.1\mu$ F/16V, 0402 size ceramic capacitor
CO5	3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO6	1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)
CTune1	1200pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune1	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim1	$10 k\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)
CTune2	1200pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune2	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim2	$10 k\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

<u>Note</u>: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.



Preliminary


Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output


Mechanical Outline

Dimensions are in millimeters and (inches).


Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]







END VIEW



1		2			3		4		5	
18								•	6	
17	19	20	21	22	23	24	25	26	7	
16	28		_	1	2			27	8	
15	14	13			-		.1	10	•	

BOTTOM VIEW

PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	Sig_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1





Preliminary

Data Sheet


4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	Sig_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1






Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Packaging Details

The 12V Digital Dual *Tomodachi* 2 12A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel. All Dimensions are in millimeters and (in inches).





FGMD12SWR6012*A

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Surface Mount Information

Pick and Place

The 2 12A Digital Dual *Tomodachi* modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile


Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-airconvection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The2 x 12A Digital Dual *Tomodachi* modules have a MSL rating of 3

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Preliminary

Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).







Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 12A, 0.51-5.5Vdc Output

Part Number System

Product Series	Shape	Regulation	Input Voltage	Mounting Scheme	Output Channel	Output Voltage	Rated Current	ON/OFF Logic	Pin Shape
FG	м	D	12	S	w	R60	12	*	Α
Series Name	Medium	Digital Feature	Typ=12V	Surface Mount	Dual Channel	0.6V (Programmable: See page 15)	12A	N: Negative P: Positive	Standard

Notes

PATTERN DESIGN: Please prohibit patterns other than 0V shield pattern the pattern drawing under the product considering the interference etc. of the insulation failure and another circuit.

パターン設計:製品下面へのパターン引き回しは絶縁不良および他回路との干渉等を考慮して 0V シールドパターン以外のパタ −ンは禁止してください。

NUCLEAR AND MEDICAL APPLICATIONS: FDK Corporation products are not authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the written consent of FDK Corporation.

核および医療のアプリケーション: FDK製品は生命維持装置、危険な環境に使用される設備、または核制御システムなどにおける重要部品としては、FDKの承諾書なしでの使用は認可されません。

Operating Conditions: Do not use power modules under the following conditions because all these factors deteriorate the power module characteristics or cause failures. 1) Wet or humid locations, 2) corrosive or deoxidizing gas (Hydrogen sulfide, Sulfurous acid, Chloride and ammonia, etc), 3) Volatile or flammable gas, 4) Dusty conditions, 5) Under high pressure or low pressure, 6) location with salt water, oils, chemical liquids or organic solvents, or 7) Strong vibrations or mechanical impact.

使用環境:本パワーモジュールを以下に示す環境でご使用にならないでください。これらはパワーモジュールの特性を劣化させ、 最悪の場合、故障の原因となります。1) 水がかかる場所や多湿のために結露するおそれのある場所、2) 腐食性、還 元性ガス (硫化水素、亜硫酸、塩素、アンモニア等) 雰囲気中、3) 揮発性、引火性のあるガス雰囲気、4) 粉塵の多い場 所、5) 減圧、または加圧された空気中、6) 塩水、油、薬液、有機溶剤にさらされる場所、又は 7) 過酷な振動、又は衝 撃が加わる場所

HIGH RELIABILITY AND LONG LIFE APPLICATIONS: If FDK Corporation products are used in high reliability or ling life applications, reduce temperature of the power modules and determine the condition on your own responsibility after confirming reliability and life time in your actual application.

高信頼性、及び長寿命が要求される装置での使用:本パワーモジュールを高信頼性、又は長寿命が要求される装置で使用 する場合には、本パワーモジュールの温度低減をするとともに、貴社様の責任において実装置上での信頼性と寿命を確認し て使用条件を決定してください。

CLEANSING : Cleansing of this power module is not recommended. When cleansing, determine a cleansing condition on your own responsibility after confirming there is no impact on the characteristics/performance of the power module.

洗浄:本パワーモジュールの洗浄は推奨いたしません。洗浄する場合の洗浄条件は、貴社様責任において本パワーモジュー ルの特性/性能に影響が無い事を確認して決定してください。

SPECIFICATION CHANGES AND REVISIONS: Specifications are revision-controlled, but are subject to change without notice.

仕様の変更と版数: 仕様は版数によって管理されていますが、予告なしで変更する場合がございます。CATION CHANGES AND REVISIONS: Specifications are version-controlled, but are subject to change without notice.