



## N-channel 1050 V, 1.4 Ω typ., 4 A MDmesh™ K5 Power MOSFET in TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V DS	R <sub>DS(on)</sub> max.	ΙD	Ртот
STF7N105K5	1050 V	2.0 Ω	4 A	25 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packaging
STF7N105K5	7N105K5	TO-220FP	Tube

Contents STF7N105K5

## **Contents**

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
5	Revisio	n history	13

STF7N105K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate- source voltage	± 30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	4 <sup>(1)</sup>	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	3 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	16	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	25	W
I <sub>AR</sub>	Max. current during repetitive or single pulse avalanche 1.5		Α
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	132	mJ
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C = 25$ °C)		V
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	EE to 1E0	°C
T <sub>stg</sub>	Storage temperature range		10

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	5	°C/W
R <sub>thj-amb</sub>	R <sub>thj-amb</sub> Thermal resistance junction-amb max		°C/W

<sup>&</sup>lt;sup>(1)</sup>Limited by package.

 $<sup>\</sup>ensuremath{^{(2)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq 4$  A, di/dt  $\leq 100$  A/ $\mu$ s, VDS(peak)  $\leq$  V(BR)DSS ; VSD  $\leq 840$  V

 $<sup>^{(4)}</sup>V_{DS} \le 840 \ V$ 

Electrical characteristics STF7N105K5

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified).

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	1050			٧
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 1050 \text{ V}$			1	μΑ
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 1050 \text{ V},$ $T_{C}=125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0$ , $V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2 A		1.4	2	Ω

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	380	1	pF
Coss	Output capacitance	V <sub>DS</sub> =100 V, f=1 MHz, V <sub>GS</sub> =0 V	-	40	1	pF
Crss	Reverse transfer capacitance	VBS = 100 V, 1= 1 WH 12, VGS=0 V	-	0.65	ı	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 840 V	-	47	ı	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	VGS = 0 V, VDS = 0 t0 640 V	ı	17	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1MHz open drain	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 840 \text{ V}, I_{D} = 4 \text{ A}$	-	11	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> =10 V	-	2.8	-	nC
$Q_{gd}$	Gate-drain charge	Figure 16: "Test circuit for gate charge behavior"	-	5.6	-	nC

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}\</sup>text{Energy}$  related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ 

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 525 \text{ V}, I_D = 2 \text{ A}, R_G=4.7 \Omega,$	ı	17.5	-	ns
tr	Rise time	V <sub>GS</sub> =10 V (see Figure 15: "Test circuit for resistive load switching times" and	ı	7	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	43	-	ns
t <sub>f</sub>	Fall time	Figure 20: "Switching time waveform")	-	25	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		4	Α
I <sub>SDM</sub>	Source-drain current (pulsed)				16	Α
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 4 A, V <sub>GS</sub> =0	-		1.6	<b>V</b>
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4 A, V <sub>DD</sub> = 60 V	-	370		ns
Qrr	Reverse recovery charge	$di/dt = 100 A/\mu s$ ,	-	3		μC
IRRM	Reverse recovery current	Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	16.5		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4 A,V <sub>DD</sub> = 60 V	-	600		ns
Qrr	Reverse recovery charge	di/dt=100 A/μs, Tj=150 °C	-	4.4		μC
IRRM	Reverse recovery current	Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	14.5		Α

#### Notes:

Table 8: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_{D}=0$	30	1	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.



 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300 $\mu$ s, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance  $K = \frac{10^{-1}}{\delta = 0.5}$   $\frac{\delta = 0.2}{\delta = 0.1}$   $\frac{\delta = 0.05}{\delta = 0.02}$   $\frac{\delta = 0.01}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.01}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.01}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.01}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.02}$ 

Figure 4: Output characteristics

GIPG2103201412265A

VGS=10V

10

8

6

4

2

0

5

10


15


20

VDS(V)

Figure 5: Transfer characteristics

|D GIPG3103201414085A |
| VDS=20V |
| 4 |
| 2 |
| 5 | 6 | 7 | 8 | 9 | VGS(V)





STF7N105K5 Electrical characteristics








Figure 9: Source-drain diode forward characteristics GIPG310320141457\$A Vsd (V) TJ=-50°C 0.9 8.0 TJ=25°C 0.7 0.6 TJ=150°C 0.5 2.5 IsD(A) 3.5

Figure 10: Normalized gate threshold voltage vs temperature AM07114v1 VGS(th) (nam ID=100μA 1.2 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 -25 25 75 125 TJ(℃)









STF7N105K5 Test circuits

### 3 Test circuits

Figure 15: Test circuit for resistive load




Figure 16: Test circuit for gate charge behavior

12 V 47 KΩ 11 KΩ

VGS 11 KΩ 100 Ω 1 KΩ

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times




Figure 18: Unclamped inductive load test circuit




Figure 19: Unclamped inductive waveform





Figure 20: Switching time waveform



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STF7N105K5 Package information

# 4.1 TO-220FP package information

Figure 21: TO-220FP package outline




Table 9: TO-220FP package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

STF7N105K5 Revision history

## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
07-Apr-2014	1	First release.
07-Jun-2016	2	Updated Figure 6: "Gate charge vs gate-source voltage" and Table 5: "Dynamic".  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

