# **Fully integrated quad valve controller system on chip**

The SB0410 device is a SMARTMOS valve and motor controller system designed for use in harsh industrial environments.

It has four high-current low-side drivers for use with solenoid valves, and highside gate pre-driver to control a DC motor through an inexpensive external Nchannel MOSFETs. Alongside this, the SB0410 has three analog to digital converters, plus two low-side driver allowing to drive resistive charges. The digital I/O pins can be configured for both 5.0 V and 3.3 V levels for easy connection to any microprocessor. The SB0410 uses standard SPI protocol communication.

The SB0410 is a perfect solution for hydraulic and pneumatic applications.

#### **Features**

- Operating voltage 6.0 V to 36 V
- Four valves control
- Four current regulated valves up to 2.25 A (5.0 kHz)
- Pump motor pre-driver up to 16 kHz PWM
- 16-bit SPI interface
- Three 10-bit ADC channels
- Two low-side driver for resistive charge ( $R_{DS(0n)}$  14.0  $\Omega$ )
- Die temperature warning
- Supervision



• Filling Pressure • Fork lifts

• 3D Printer

• Oxygen Concentrator • Medical test equipment

- Water control system for irrigation (connected to farm tractor)
- Food control in animal farm



**Figure 1. SB0410 simplified 5.0 V application diagram**

This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

# **Table of Contents**



# <span id="page-2-0"></span>**1 Orderable parts**

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [http://www.nxp.com](http://www.freescale.com) and perform a part number search for the following device numbers.

#### <span id="page-2-2"></span>**Table 1. Orderable part variations**



<span id="page-2-1"></span>Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

# <span id="page-3-0"></span>**2 Internal block diagram**



**Figure 2. SB0410 simplified internal block diagram**

# <span id="page-4-0"></span>**3 Pin connections**

# <span id="page-4-1"></span>**3.1 Pinout diagram**



**Figure 3. SB0410 48-pin LQFP-EP pinout diagram**

# <span id="page-5-0"></span>**3.2 Pin definitions**

### **Table 2. SB0410 pin definitions**



### **Table 2. SB0410 pin definitions (continued)**



Notes

<span id="page-6-0"></span>2. Pins with the same name must be shorted together

<span id="page-6-2"></span>3. 220 nF/10 V capacitor needed

<span id="page-6-1"></span>4. All GND\_Px pins must be shorted together at the PCB level.

# <span id="page-7-0"></span>**4 General product characteristics**

# <span id="page-7-1"></span>**4.1 Maximum ratings**

### **Table 3. Maximum ratings**

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.



#### **Table 3. Maximum ratings (continued)**

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.



# <span id="page-8-0"></span>**4.2 Operating conditions**

This section describes the operating conditions and the current consumptions. Conditions apply to all the following data, unless otherwise noted.

#### **Table 4. Operating conditions**

Voltage parameters are absolute voltages referenced to GND. Exceeding these ratings may cause a malfunction or permanent damage to the device.



# <span id="page-9-0"></span>**4.3 Supply currents**

This section describes the operating conditions and the current consumptions. Conditions apply to all the following data, unless otherwise noted.

#### **Table 5. Supply currents**

Characteristics noted under conditions 6.0 V ≤ V<sub>PWR</sub> ≤ 36 V, 4.75 V ≤ V<sub>CC5</sub> ≤ 5.25 V, 3.13 V ≤ V<sub>DOSV</sub> ≤ 5.25 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25 °C under nominal conditions, unless otherwise noted.



## <span id="page-9-1"></span>**4.4 Thermal ratings**

#### **Table 6. Thermal data**

Typical values noted reflect the approximate parameter means at  $T_A = 25$  °C under nominal conditions, unless otherwise noted.



<span id="page-9-2"></span>Notes

5. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.

<span id="page-9-3"></span>6. [NXPís Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and](http://www.freescale.com)  [Moisture Sensitivity Levels \(MSL\), Go to www.nxp.com, search by part number \[e.g. remove prefixes/suffixes and enter the core ID to view all](http://www.freescale.com)  orderable parts. (i.e. MC34xxxD enter 34xxx), and review parametrics.

# <span id="page-10-0"></span>**4.5 Logical inputs and outputs**

### **Table 7. Logical inputs/outputs**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to 125 °C, unless otherwise specified.



# <span id="page-11-0"></span>**5 General description**

## <span id="page-11-1"></span>**5.1 Block diagram**



**Figure 4. SB0410 functional block diagram**

# <span id="page-11-2"></span>**5.2 Functional description**

The SB0410 device is a valves and DC motor controller, designed for use in harsh industrial environments, requiring few external components.

The SB0410 has four high-current low-side drivers to use with solenoid valves, and one high-side pre-drivers to controlling an external Nchannel MOSFETs to use with a DC motor at high frequency thanks to the integrated bootstrap. In conjunction with this primary functionality, the SB0410 has two low-side drivers to control a resistive load. The digital I/O pins can be used for both 5.0 V and 3.3 V levels for easy connection to any microprocessor. The device includes three Analog to Digital converters. The SB0410 uses standard SPI protocol for communication.

## <span id="page-11-3"></span>**5.3 Features**

This section presents the detailed features of SB0410.

#### **Table 8. Device features set**



### **Table 8. Device features set (continued)**



# <span id="page-13-0"></span>**6 Functional block description**

# <span id="page-13-1"></span>**6.1 Error handling**

### **Table 9. Error handling**



#### **Table 9. Error handling (continued)**



Notes

7. To clear an error flag, SW engineer has to read the register concerned and then write a "1" on the xxx\_clr\_flt flag.

<span id="page-14-0"></span>8. SW engineering can monitor internal supply voltage in real time with ADC SPI reading, and can use fail-safe function. If these ADC results are not in a certain range, uC can reset the SB0410 (see ADC section).

### **6.2 Low-side driver**

### **6.2.1 Introduction**

The SB0410 is designed to drive in current regulated or in digital mode inductive loads in low-side configuration. All four channels are managed by logic and faults are individually reported through the SPI. The device is self-protected against short-circuit, overtemperature, can detects an open-load and finally allows to monitor in real-time the  $V_{DS}$  state.

When Channels 1 to 4 work as a current regulator, a freewheeling diodes must be connected. Each channel comprises an output transistor, a pre-driver circuit, a diagnostic circuitry, and a current regulator. The SPI registers (10 to 13) defines the current output targeted. This output is controlled through the output PWM of the power stage. The LSD1-4 current slopes are controlled by a SPI command to reduce switching loss.

## **6.2.2 Digital mode**

LSD1 to 4 can be used in digital mode (also called "PWM"). This function integrates a current recirculation thanks to the gate-drain clamp circuitry embedded. The output transistor is equipped with an active clamp limiting LSDx voltage to vcl\_lsd. During turn-off, the inductive load forces the increasing output voltage until the active voltage clamps, such as when the power FET turns on again.



**Figure 5. PWM low-side driver**

The duty cycle of PWM low-side drivers is programmed via an 8-bit SPI message. The duty cycle between 0% and 100% can be selected and the LSB of the 8 bits is weighted with an 0.39% duty. Each channel has an 8-bit SPI register of PWM duty cycle.

The PWM low-side driver uses each channel as a digital low-side switch.

PWMx duty cycle = 0xFF - Digital low-side switch ON (conducting)

PWMx duty cycle = 0x00 - Digital low-side switch OFF

### **6.2.3 Interleave function**

The SB0410 provides interleaved phase shift switching to minimize switching noise of the solenoid coil. Each LSDx is shift to 1/4 of the period from the previous one. this interleave function started with the LSD1.



<span id="page-15-0"></span>

#### **Table 10. Low-side driver electrical characteristics**





Notes

<span id="page-16-0"></span>9. Digital: internal digital signal delivered by interleave synchronization block. See [Figure 6](#page-15-0).

### **6.2.4 Current regulation mode**

When the external fly-back diode is connected, the current re-circulation executes via the diode to the battery.When Channels 1 to 4 work as a current regulator, freewheeling diodes must be connected.



**Figure 7. PWM low-side driver (current regulated)**

The load current is sensed by an internal low-side sense FET and digitized by an internal A/D converter. The target value of the current is given SPI messages. A digital current regulation circuitry compares the actual load current with the target current value and steers the duty cycle of the low-side power switch. The PI regulator characteristic can be adjusted via the SPI.

### **6.2.4.1 Target current**

Each current regulator channel has its own 10-bit target current register. The LSB of the 10 bits is weighted with 2.2 mA. A zero value disables the power stage of the respective channel. A new target current is instantaneously passed to the settling time, which is the settling of the new current value.

PWMx target current value = 00 0000 0000  $\rightarrow$  0 mA

PWMx target current value = 00 0000 0001  $\rightarrow$  2.2 mA

 $\ddots$ 

PWMx target current value = 11 1111 1110  $\rightarrow$  2.248 A

PWMx target current value = 11 1111 1111  $\rightarrow$  2.250 A



### **6.2.4.2 Current measurement**

The output current is measured during the "ON' phase of the low-side driver. A fraction of the output current is diverted and (using a ìcurrent mirrorî circuit) generates across an internal resistance a voltage relative to ground, this being proportional to the output current.

### **6.2.4.3 PI characteristics**

Digital PI-regulator with the Transfer function is programmed via the SPI register.

$$
\text{Transfer function:} \quad \frac{KI}{z-1} + KP
$$

The integrator feedback register I charac bits define the regulation behavior of all channels. The default value is 1/8. Both current regulators remain idle until a non-zero value in I charac was programmed. A high proportional feedback value accelerates the regulator feedback and provides a faster settling of the regulated current after disturbances like battery voltage surge.

### **Table 11. Duty cycle descriptions**

The duty cycle of the PWM output in clamped minimum by options and maximum 100% (see 6.7, "SPI and data register").



If the target current value is not reached within the regulation error delay time of  $t_{CR-ERR}$ , the flag of the SPI register "LSDx\_crer" is set to high. The current regulation loop is still running and tries to regulate at the target. Because it is not at the target, the duty cycle is either 100%, or minimum duty cycle by option. LSDx\_crer error detection has no effect on the driver, only SPI fault reporting. The microcontroller can detect the fault through the SPI (LSDx\_crer bit + ADC current reading), and shutdown the driver by sending 0 target current. Set Current – ADC result > "error threshold" during  $t_{CR|ERR}$  then LSDx\_crer is set to 1.

This flag is latched & can be reset by the SPI read (LSDx\_crer). Each of the four current regulation low-side drivers can be used as a PWM low-side switch. CR\_disxx flag is enabled HIGH. The 8 MSB bits of the target current message are the PWM duty cycle. The first duty is controlled by the SPI bit FDCL (See [SPI and data register\)](#page-30-0).

#### **Table 12. LSD1 to LSD4 current regulation driver electrical characteristics**



VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T $_{\rm J}$  = -40 °C to +125 °C, unless otherwise specified.

Notes

- <span id="page-19-0"></span>10. Maximum regulation deviation performances noted in the table depend on external conditions ( $V_{PWR}$ , load (R,L)).
- <span id="page-19-1"></span>11. The error can be decrease significantly by a calibration of the LSDx and using a current regulation loop done by software.

## **6.2.5 Fault detection (LSD1 to LSD4)**

### **6.2.5.1 Open load**

An open condition is detected when the LSDx output is below the threshold for the defined filter time; the fault bit is set (SPI error flag only). This function only operates during the off state.

### **6.2.5.2** V<sub>DS</sub> state monitoring

The  $V_{DS}$  state monitoring gives real time state of LSD drain voltage vs OP\_ISD voltage. This signal is filtered and sent through the SPI. If the LSDx voltage is higher than the OP\_IsD with a filter time (T1), vds\_Isd is set to "1".

### **6.2.5.3 Overcurrent**

When the current is above the overcurrent threshold for the defined filter time, the driver is switched off, a SPI fault bit is set, and the driver can be turned back to the "normal state" by a SPI write "1" to "LSDx clr\_flt ", followed by a send target current command.

### **6.2.5.4 Overtemperature**

When the temperature is above the overtemperature threshold for the defined filter time, the driver is switched off, a SPI fault bit is set, and the turn-on SPI command is cleared. The driver can be turned back to the "normal state" when the temperature returns to a normal state, then SPI write "1" to "LSDx clr flt", followed by a send target current command.

#### **Table 13. Detection Electrical Characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T $_{\rm J}$  = -40 °C to +125 °C, unless otherwise specified.



## <span id="page-20-0"></span>**6.3 Pump motor pre-driver**

### **6.3.1 Function description**

This module is designed for DC motor pump, a maximum of 16 kHz PWM is possible. The pre-driver is made with a bootstrap as well as small charge pump structure to operate to 100% duty cycle.



**Figure 8. Pump motor pre-driver**

A duty cycle comprised between 0% to 10% and between 90% to 100% is not possible due to the structure.

#### **SB0410**

.

### **6.3.2 Fault detection**

### **6.3.2.1 Overcurrent**

The pump driver protects the external N-channel power FET on the PD G pin in overcurrent conditions. The drain-source voltage of the FET on PD G is checked if the pump driver is switched on. If the measured drain-source voltage exceeds the overcurrent voltage threshold, the output PD G is switched off. Overcurrent detection logic has a masking time from PDI turn-on against malfunction on transient time. After switching off the power FET by an overcurrent condition, the power FET can be turned back to "normal state" by only SPI write 1 to "PD clr flt" register, and then turn on with PDI.

After pump driver is switched on and it stays on during minimum time period T1/2 (masking period), a cumulate/decumulate process of overcurrent fault detection logic is enabled. After the masking period is over, if both events are present (PDI = 1 and overcurrent condition), there is a cumulate (increment) process taking place measuring the maximum time period T1 to qualify an overcurrent fault event. If both events are present longer than T1, this activates an overcurrent fault (and consequently sets corresponding flag). If PDI = 0, the cumulate process is halted but not reset. If during PDI = 1 the event of the overcurrent condition is not present, this resets a previously cumulated value.



**Figure 9. Block diagram of cumulate/de-cumulate process of overcurrent fault detection logic**

Function of T1 counter:

- a) Increment
- b) Hold
- c) Reset
- d) Overcurrent fault detected

### **6.3.2.2 Overtemperature**

When the temperature is above the overtemperature threshold for the defined filter time, the driver is switched off and a SPI fault bit is set. The driver can be turned back to the "normal state" by writing a 1 to PD clr flt, then turn PDI on.

### **6.3.2.3 External components of pump pre-driver**

An external 15 V Zener clamping (1 direction) is necessary between VBOOT and PD\_S to protect the gate of the external Power MOSFET. An internal diode between VBOOT and PD\_G ensures that PD\_G cannot go higher than VBOOT (1 V<sub>BE</sub> higher). Optional 15 V Zener clamping can be added between PD\_G & PD\_S (not necessary). The zener chains are used for avalanche clamping and protection against transients.

A typical external MOSFET is IPB80N04S2, which is 4.0 mΩ (for indication only). An external resistor of 500 kΩ is connected between PD\_G & PD\_S to turn the MOSFET OFF, in case of an open soldering contact. An external resistor (R<sub>G</sub>) in series with PD\_G is added to decrease the slew rate and optimize EMC. The value of the C<sub>BOOT</sub> capacitor between VBOOT & PD\_S can be 330 nF (for 5.0 kHz & 20 kHz).

#### **Table 14. Pump motor pre-driver electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T」 = -40 °C to +125 °C, unless otherwise specified.



Notes:

<span id="page-22-0"></span>12. Frequency = 5.0 kHz , duty cycle = 10~90% and 100%, voltage measured 20 µs after turn on.

<span id="page-22-1"></span>13. Frequency = 20.0 kHz , duty cycle = 10~90% and 100%, voltage measured 5.0 µs after turn on.

## <span id="page-23-0"></span>**6.4 Low-side driver for resistive load**

### **6.4.1 Power output stages**



**Figure 10. Low-side driver for resistive load diagram block**

The low-side driver consists of DMOS power transistors with open drain output. The low-side driver can be driven by SPI commands. The low-side driver is composed of an output transistor, a pre-driver circuit, and diagnostic circuitry. The pre-driver applies the necessary voltage on the output transistor gate to minimize the On resistance of the output switch. To avoid leakage current path, LD has no sink current.

### **Table 15. Low-side driver electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to 125 °C, unless otherwise specified.



**Timings**



Notes

<span id="page-23-1"></span>14. From Digital Signal to 50% (turn ON) or 50% (turn OFF).  $R_L$  = 1.0 kΩ, V<sub>PWR</sub> = 36 V, no capacitor

### **6.4.2 Fault detection**

### **6.4.2.1 Open load**

An open condition is detected when the LD output is below the threshold OP<sub>LD</sub> for the defined filter time t<sub>OPLD</sub>, the fault bit is set ld\_OP (SPI error flag only). This function only operates during the Off state.

### **6.4.2.2** V<sub>DS</sub> state monitoring

The  $V_{DS}$  state monitoring gives real time state of LD drain voltage vs OP<sub>LD</sub> voltage. This signal is filtered and sent through the SPI vds\_ld bit. If the V<sub>DS</sub> voltage is higher than OP<sub>LD</sub> with a filter time (T1), vds\_Id is set to "1".

### **6.4.2.3 Overcurrent**

When the current is above the overcurrent threshold  $OC_{LD}$  for the defined filter time t<sub>OC\_LD</sub>, the driver is switched off, a SPI fault bit ld\_OC is set, and the turn-on SPI command is cleared. The driver can be returned to the "normal state" by a SPI write "1" to "LD clr flt", then turned on by a SPI command (LD on).

### **6.4.2.4 Overtemperature**

When the temperature is above the overtemperature threshold  $OT_{LD}$  for the defined filter time  $t_{OT-LD}$ , the driver is switched off, a SPI fault bit Id\_OT is set, and the turn-on SPI command is cleared. The driver can be returned to the "normal state" when the temperature returns to the normal state, a SPI write "1" to "LD\_clr\_flt", then turning on a SPI command (LD\_on).

### **Table 16. Low-side driver electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to 125 °C, unless otherwise specified.



# <span id="page-24-0"></span>**6.5 Analog to digital converter (x3ch)**

ADC is referenced to VCC5 voltage and converts the voltage on 10 bits. It is used to read the following voltages:

- Three analog input pins: ADINx
- Internal voltage supplies (VINT\_A, VINT\_D, V<sub>PRE10</sub>, V<sub>PRE12</sub>, V<sub>GS\_PD</sub>)
- Average temperature of die, which is used by the temperature warning detection circuit (TEMP). Refer to the SPI Message Structure, Message #9.
- Current to voltage converter for current regulation of LSD1-4

#### **Table 17. ADC electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to 125 °C, unless otherwise specified.





#### **Internal voltage**



#### **Temperature reading**



Notes

<span id="page-25-1"></span>15. If ADINx voltage is between VCC5 to max\_rating, the ADC value does not change. Also between VCC5 min and GND, the ADC value does not change.

16. SW engineer can monitor internal supply voltage in real time with ADC, SPI reading, and can use fail-safe function.

# <span id="page-25-0"></span>**6.6 Supervision**





Notes

<span id="page-26-0"></span>17. State defines for the duration of the fault and the following reset recovery time period.

#### Restart conditions:

SPI write message #0 has first to be executed to clear any reset or fault flags. Then new SPI command can be sent.

#### **Table 18. Start point of reset recovery time**



### **6.6.1 Additional safety functions**

### **6.6.1.1 VINT\_A or VINT\_D undervoltage supervision**

The 900718 uses an internal supply for analog functions ( $V_{INT_A}$ ) and digital functions (VINT\_D). The supply voltage  $V_{INT_A}$  and  $V_{INT_D}$ are supervised for undervoltage. When the voltage becomes lower than each threshold,  $V_{INT\_A\_UV}$  and  $V_{INT\_D\_UV}$ , the RSTB pin is asserted low, after the detection filter time ( $t_{VINT}$ ). This reset state continues until the voltage at the VINT pin rises again. If VINT becomes higher than each threshold,  $V_{INT\_A\_UV}$  and  $V_{INT\_D\_UV}$ , for same filter time (t<sub>VINT</sub>), the RSTB pin goes high after reset recovery time  $(t_{RST-REC)}$  and the related flag of the SPI register is set to a high.

For stabilization, the VINT\_A & VINT\_D internal supply requires external capacitors. Two bandgaps are included in the 900718. One is for the voltage reference and the other is for the diagnostic. The ADC data for VINT\_A and VINT\_D are sent through the SPI.

### **6.6.1.2 VCC5 supervision**

See [Table 19](#page-28-0) Reset condition and reaction.

### **6.6.1.3 DOSV supervision**

The supply voltage DOSV is supervised for undervoltage. When the voltage at pin DOSV becomes lower than DOSV\_uv, the RSTB pin is asserted low after detection filter time (t<sub>VDUV</sub>). This reset state continues until the voltage at pin DOSV raises again. If DOSV becomes higher than (DOSV uv) for same filter time (t<sub>VDUV</sub>), the RSTB Pin goes high after reset recovery time (t<sub>RST\_REC</sub>) and the related flag of the SPI register is set high.



**Figure 11. DOSV supervision application**

## **6.6.1.4 Internal clock supervision (mismatch MAIN-AUX CLK)**

The SB0410 has two independent clock modules, one is the main supply clock to all SB0410 systems. The other monitors the main clock fault and if a fault is detected, the SB0410 resets with the RST CLK function ([Table 19](#page-28-0)). This function starts when RSTB is in a high state.

Mutual Supervision of Both Main and Auxiliary Clock:

Clock monitoring continues to perform comparisons between the two clocks sources, CLK1 and CLK2. When everything is working correctly, both clocks are present and both have the same frequency of 14 MHz. If one of the clocks stops or if clocks are misaligned in frequency more than ±25% of 14 MHz [\(Table 19](#page-28-0)), an RSTB reset is generated ([Table 19\)](#page-28-0) and a SPI flag is reported (RST\_CLK). The reset flag RST CLK (same as other reset flags) is cleared in "clear on read" fashion, or in other words, the flag is cleared by a SPI Read command which reads the flag. In the case of a clock monitoring fault, the clock monitoring process restarts only after the clock monitoring flag (RST CLK) is cleared on the first SPI message.

If either CLK1or CLK2 disappears indefinitely, the clock monitoring fault shows anywhere from T1 to 2\*T2. If clock frequencies are misaligned more than  $\pm$ 25% of 14 MHz, the clock monitoring fault shows after a time delay of T2, as measured by the reference clock CLK1. The misaligned frequency detection error is measured in the time window of T2 and the measurement is based on CLK1 clock as reference, therefore if the CLK1 frequency changes, the time window T2 cannot be guaranteed.

The SB0410 internal clock monitoring function can be disabled by the SPI command (StopCLK2), with no effect of functionality except the clock monitoring function, because CLK1 is activated, but CLK2 is deactivated. Frequency modulation can be controlled by the FM\_amp and FM EM bits (See [SPI and data register\)](#page-30-0). The SPI command (FM EN) enables the frequency modulated oscillator by two deviation frequency to spread the oscillatorís energy over a wide frequency band. There are two kinds of deviation frequencies (350 kHz and 700 kHz), which are decided by the SPI command (FM\_amp). This spreading decreases the peak electromagnetic radiation level and improves electromagnetic compatibility (EMC) performance.

If preferred, the sequence following by SPI command (StopCLK2), and later on if decided to reactivate the CLK2 (clock monitoring reactivated), a reset clk can be generated due to the fact the clk2 re-start, and can have a settling time > 2\*T2, 1.0 ms max. In this case, reset is detected during reset recovery time and the CLK\_RST (reading message #0) flag should read in a normal condition.

### **6.6.1.5 Die temperature warning**

The SB0410 has one temperature warning sensor in the cool place of the die. The threshold of temperature warning is 20 °C below overtemperature. In case of a temperature warning, outputs are not shutdown and the SPI-Bit shows the actual status at accessing time.

## **6.6.1.6 VPRE10, VPRE12 undervoltage supervision**

V<sub>PRE10</sub> and V<sub>pre12</sub> are internal regulator supplying power FET. These two voltage can be monitored through the SPI (Message 6 and 7). This voltage monitoring can be used as a additional fail safe function.

### **6.6.1.7 Ground supervision**

GND-loss monitors the voltage between PGND (global reference GND) and GND\_D. In case of a disconnection of GND\_D vs. all other grounds (pin 2, 3, 6, 7, 10, 11, 14, 18, 30, 38, 43, 45, 47), and back side ground are soldered to ground), a detection GND\_D disconnect as soon as the GND\_D is higher than the threshold (V\_GL) vs. others grounds, is reported through the flag FGND via the SPI register and set high after a filter time  $(t_{GL})$ .

- 1. Connection degraded (resistive path)
	- A. GND\_D vs other grounds  $> V$ \_GL but by having Vint\_D -GND\_D  $>$  min voltage required
	- B. SPI communication still possible, and the flag FGND will be at 1
- 2. Disconnection (open physically) during a sequence (in Normal mode), the logic embedded is frozen, because the voltage Vint  $D -$ GND D < min voltage required
	- A. No SPI communication is possible
	- B. If GND\_D is reconnected normally, SPI communication recovers and the flag FGND is at 1

#### <span id="page-28-0"></span>**Table 19. Electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T $_{\rm J}$  = -40 °C to +125 °C, unless otherwise specified.



#### **Table 19. Electrical characteristics (continued)**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T $_{\rm J}$  = -40 °C to +125 °C, unless otherwise specified.



<span id="page-29-0"></span>Notes

18. The t<sub>CLK</sub> parameter is decided by a frequency checker and comparing two clocks. If either main clock or AUX clock frequency disappears longer than T1, the SB0410 goes to reset by the clock frequency checker and the CLK\_RST flag will be detected. Meanwhile, comparing the main clock and AUX clock is done during T2 and the SB0410 is possible to go to reset every T2. Because measurement and reset activation are asynchronous,  $t_{CLK}$  can reach 2\*T2 in the worst case by comparing two clocks.

Write 1 to any xxx\_clr\_flt register will create a reset of the fault flag during 1 clock period after the SPI message. xxx\_clr\_flt automatically goes to "0" after 1 clock from fault flag reset.



**Figure 12. Timing diagram of xxx\_clr\_flt**

## <span id="page-30-0"></span>**6.7 SPI and data register**

## **6.7.1 Function description**

The SPI serial interface has the following features:

- Full duplex, four-wire synchronous communication
- Slave mode operation only
- Fixed SCLK polarity and phase requirements
- Fixed 16-bit command word
- SCLK operation up to 10.0 MHz

The Serial Peripheral Interface (SPI) is used to transmit and receive data synchronously with the MCU. Communication occurs over a fullduplex, four-wire SPI bus. The SB0410 device operates only as a slave device to the master, and requires four external pins; SI, SO, SCLK, and CSB. All words are 16 bits long and MSB is sent first.

The SPI simultaneously turns on the serial output SO and returns the MISO return bits. When receiving, valid data is latched on the rising edge of each SCLK pulse. The serial output data is available on the rising edge of SCLK, and transitions on the falling edge of SCLK. The number of clock cycles occurring on the pin SCLK while the CSB pin is asserted low must be 16. If the number of clock pulses is not 16 or a parity fault, the SPI MOSI data is ignored. The SB0410 takes even parity. On next data read SO message, "Fmsg" bit sets to 1, and other data bits sets to 0. The parity bit sets to 1. On the first SPI communication after reset, the read SO message sets to 1010101010101010.

The fault registers are double buffered. The first buffer layer latches a fault at the time the fault is detected. This inner layer buffer clears when the fault condition is no longer present and the fault bit communicates to the MCU by a MISO response. The second layer buffer latches the output of the inner layer buffer whenever the CSB pin transitions from low to high. The output of the second layer buffer is transferred to the shift register after the corresponding MOSI command is received from the MCU.



**Figure 13. SPI timing diagram**

#### **Table 20. SPI timing electrical characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to 125 °C, unless otherwise specified.



Notes

<span id="page-31-0"></span>19. The inputs of the SPI module (SCLK, CSB, SI) are driven between 0 V and DOSV voltage.

# **6.7.2 SPI message structure**

#### <span id="page-32-0"></span>**Table 21. SPI message structure**



MSB(B15) of both write and read messages is parity bit, whereas only B14 of read message is Fmsg, which show previous write message fault. The 'X' bit is used for tests manufacturing.

# **6.7.3 SPI message description**

## **6.7.3.1 Message #0**

### **Table 22. Write message**





### **Table 23. Read message**





# **6.7.3.2 Message #1**

### **Table 24. Write message**





### **Table 25. Read message**





# **6.7.3.3 Message #2**

Reserved

### **6.7.3.4 Message #3**

### **Table 26. Write message**





### **Table 27. Read message**





### **6.7.3.5 Message #4**

### **Table 28. Write message**







### **Table 29. Read message**





## **6.7.3.6 Message #5**

### <span id="page-38-0"></span>**Table 30. Write message**





### **Table 31. Read message**





## **6.7.3.7 Message #6**

### <span id="page-38-1"></span>**Table 32. Write message**





### <span id="page-39-0"></span>**Table 33. Read message**





### **6.7.3.8 Message #7**

### **Table 34. Write message**





### **Table 35. Read message**





## **6.7.3.9 Message #8**

### **Table 36. Write message**





### **Table 37. Read message**





### **6.7.3.10 Message #9**

### **Table 38. Write message**





### **Table 39. Read message**





### **6.7.3.11 Message #10**

#### **Table 40. Write message**





### **Table 41. Read message**





# **6.7.3.12 Message #11**

### **Table 42. Write message**





#### **Table 43. Read message**





# **6.7.3.13 Message #12**

### **Table 44. Write message**





#### **Table 45. Read message**



### **6.7.3.14 Message #13**

**Table 46. Write message**





#### **Read message**





### **6.7.3.15 Message #14**

### **Table 47. Write message**





### **Read message**





# **6.7.3.16 Message #15**

### **Table 48. Write message**





### **Read message**



# **6.7.3.17 Message #16**

### **Table 49. Write message**





#### **Read message**



# <span id="page-48-0"></span>**7 Typical applications**

# <span id="page-48-1"></span>**7.1 Application diagrams**

This section presents a typical Industrial applications schematic using SB0410, as shown in **[Figure 14.](#page-48-2)** 



<span id="page-48-2"></span>**Figure 14. Industrial valves and pump control unit simplified diagram**

# <span id="page-49-0"></span>**8 Packaging**

# <span id="page-49-1"></span>**8.1 Package mechanical dimensions**

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to [www.nxp.com](http://www.nxp.com) and perform a keyword search for the drawing's document number.







**NP** 









#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- $\sqrt{4}$  dimension to be determined at seating plane c.
- $\begin{tabular}{ll} \hline \fbox{S}\hline \\ \hline \hline \end{tabular} \hline \begin{tabular}{ll} \hline \end{tabular} \hline \begin{tabular$
- $\frac{\mathcal{E}}{\mathcal{E}}$  this dimension does not include mold protrusion. Allowable protrusion is 0.25 mM per side. This dimension is maximum plastic body size dimension including mold mismatch.
- $\sqrt{2}$  EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- $\frac{1}{\sqrt{8}}$  these dimensions apply to the flat section of the lead between 0.1MM and 0.25MM from the lead tip.
- $\sqrt{9}$  HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.



# <span id="page-52-0"></span>**9 Revision history**





*How to Reach Us:*

**Home Page:**  [NXP.com](http://www.nxp.com/)

**Web Support:**  <http://www.nxp.com/support> Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

[http://www.nxp.com/terms-of-use.html.](http://www.nxp.com/terms-of-use.html)

NXP, the NXP logo, Freescale, the Freescale logo, SafeAssure, the SafeAssure logo, and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved. © 2016 NXP B.V.



