- \bullet **Maximum Throughput . . . 140/200 KSPS**
- \bullet **Built-In Conversion Clock**
- \bullet **INL/DNL:** ±**1 LSB Max, SINAD: 72 dB, SFDR: 85 dB, fⁱ = 20 kHz**
- \bullet **SPI/DSP-Compatible Serial Interface**
- \bullet **Single Supply: 2.7 Vdc to 5.5 Vdc**
- \bullet **Rail-to-Rail Analog Input With 500 kHz BW**
- \bullet **Three Options Available: − TLV2541: Single Channel Input**
- **− TLV2542: Dual Channels With Autosweep**
- **− TLV2545: Single Channel With Pseudo-Differential Input**
- \bullet **Low Power With Autopower Down − Operating Current: 1 mA at 2.7 V, 1.5 mA at 5 V Autopower Down: 2** µ**A at 2.7 V, 5** µ**A**

at 5 V

 \bullet **Small 8-Pin MSOP and SOIC Packages**

description

The TLV2541, TLV2542, and TLV2545 are a family of high performance, 12-bit, low power, miniature, CMOS analog-to-digital converters (ADC). The TLV254x family operates from a single 2.7-V to 5.5-V supply. Devices are available with single, dual, or single pseudo-differential inputs. Each device has a chip select (CS), serial clock (SCLK), and serial data output (SDO) that provides a direct 3-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TMS320^{M} DSP, a frame sync signal (FS) can be used to indicate the start of a serial data frame on CS for all devices or FS for the TLV2541.

TLV2541, TLV2542, and TLV2545 are designed to operate with very low power consumption. The power saving feature is further enhanced with an autopower-down mode. This product family features a high-speed serial link to modern host processors with SCLK up to 20 MHz. The maximum SCLK frequency is dependent upon the mode of operation (see [Table 1](#page-7-0)). The TLV254x family uses the built-in oscillator as the conversion clock, providing a 3.5-µs conversion time.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Products conform to specifications per the terms of Texas Instruments

functional block diagram

SLAS245E −MARCH 2000 − REVISED APRIL 2010

Terminal Functions

TLV2541

TLV2542/45

detailed description

The TLV2541, TLV2542, and TLV2545 are successive approximation (SAR) ADCs utilizing a charge redistribution DAC. Figure 1 shows a simplified version of the ADC.

The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.

detailed description (continued)

Figure 1. Simplified SAR Circuit

serial interface

The output data format is binary (unipolar straight binary).

binary

Zero-scale code = 000h, Vcode = GND Full-scale code = FFFh, Vcode = V_{REF} – 1 LSB

pseudo-differential inputs

The TLV2545 operates in pseudo-differential mode. The inverted input is available on pin 5. It can have a maximum input ripple of ± 0.2 V. This is normally used for ground noise rejection.

control and timing

start of the cycle

Each cycle may be started by either CS, FS, or a combination of both. The internal state machine requires one SCLK high-to-low transition to determine the state of these control signals so internal blocks can be powered up in an active cycle. Special care to SPI mode is necessary. Make sure there is at least one SCLK whenever CS (pin 1) is high to ensure proper operation.

TLV2541

- \bullet Control via \overline{CS} (FS = 1 at the falling edge of \overline{CS})—The falling edge of \overline{CS} is the start of the cycle. The MSB should be read on the first falling SCLK edge after \overline{CS} is low. Output data changes on the rising edge of SCLK. This is typically used for a microcontroller with an SPI interface, although it can also be used for a DSP. The microcontroller SPI interface should be programmed for CPOL = 0 (serial clock referenced to ground) and CPHA = 1 (data is valid on the falling edge of the serial clock). At least one falling edge transition on SCLK is needed whenever CS is brought high.
- \bullet Control via FS (CS is tied/held low)—The MSB is presented after the rising edge of FS. The falling edge of FS is the start of the cycle. The MSB should be read on the first falling edge of SCLK after FS is low. This is the typical configuration when the ADC is the only device on the DSP serial port.

control and timing (continued)

 \bullet Control via both CS and FS—The MSB is presented after the falling edge of CS. The falling edge of FS is the start of the sampling cycle. The MSB should be read on the first falling SCLK edge after FS is low. Output data changes on the rising edge of SCLK. This configuration is typically used for multiple devices connected to a TMS320 DSP.

TLV2542/5

All control is provided using CS (pin 1) on the TLV2542 and TLV2545. The cycle is started on the falling edge transition provided by either a CS signal from an SPI microcontroller or FS signal from a TMS320 DSP. Timing is similar to the TLV2541, with control via $\overline{\text{CS}}$ only.

TLV2542 channel MUX reset cycle

The TLV2542 uses CS to reset the analog input multiplexer. A short active CS cycle (4 to 7 SCLKs) resets the MUX to AIN0. When the CS cycle time is greater than 7 SCLKs in duration, as in the case for a complete conversion cycle (CS is low for 16 SCLKs plus maximum conversion time), the MUX toggles to the next channel (see Figure 4 for timing). One dummy conversion cycle is recommended after power up before attempting to reset the MUX.

sampling

The converter sample time is 12 SCLKs in duration, beginning on the fifth SCLK received after the converter has received a high-to-low \overline{CS} transition (or a high-to-low FS transition for the TLV2541).

conversion

The TLV2541, TLV2542, and TLV2545 complete conversions in the following manner. The conversion is started after the 16th SCLK falling edge and takes 3.5 µs to complete. Enough time (for conversion) should be allowed before a rising CS or FS edge so that no conversion is terminated prematurely.

TLV2542 input channel selection is toggled on each rising CS edge. The MUX channel can be reset to AIN0 via CS as described in the earlier section and in Figure 4. The input is sampled for 12 SCLKs, converted, and the result is presented on SDO during the next cycle. Care should also be taken to allow enough time between samples to avoid prematurely terminating the cycle, which occurs on a rising $\overline{\text{CS}}$ transition if the conversion is not complete.

The SDO data presented during a cycle is the result of the conversion of the sample taken during the previous cycle.

timing diagrams/conversion cycles

Figure 2. TLV2541 Timing: Control via CS (FS = 1)

SLAS245E −MARCH 2000 − REVISED APRIL 2010

timing diagrams/conversion cycles (continued)

using CS as the FS input

When interfacing the TLV2541 with the TMS320 DSP, the FSR signal from the DSP may be connected to the CS input if this is the only device on the serial port. This saves one output terminal from the DSP. (Output data changes on the falling edge of SCLK. This is the default configuration for the TLV2542 and TLV2545.)

using CS as the FS input (continued)

SCLK and conversion speed

The input frequency of SCLK can range from 100 kHz to 20 MHz maximum. The ADC conversion uses a separate internal oscillator with a minimum frequency of 4 MHz. The conversion cycle takes 14 internal oscillator clocks to complete. This leads to a 3.5-µs conversion time. For a 20-MHz SCLK, the minimum total cycle time is given by: $16x(1/20M)+14x(1/4M)+$ one SCLK = 4.35 µs. An additional SCLK is added to account for the required CS and/or FS high time. These times specify the minimum cycle time for an active CS or FS signal. If violated, the conversion terminates, invalidating the next data output cycle. Table 1 gives the maximum SCLK frequency for a given supply voltage and operational mode.

control via pin 1 (CS, SPI interface)

All devices are compatible with this mode operation. A falling CS initiates the cycle (for TLV2541, the FS input is tied to V_{DD}). CS remains low for the entire cycle time (sample+convert+one SCLK) and can then be released.

NOTE:

IMPORTANT: A single SCLK is required whenever CS is high.

control via pin 1 (CS, DSP interface)

All devices are compatible with this mode of operation. The FS signal from a DSP is connected directly to the CS input of the ADC. A falling edge on the CS input initiates the cycle. (For the TLV2541, the FS input can be tied to V_{DD} , although better performance can be achieved when using the FS input for control. Refer to the next section.) The CS input should remain low for the entire cycle time (sample+convert+one SCLK) and can then be released.

NOTE:

IMPORTANT: A single SCLK is required whenever CS is high. This should be of little consequence, since SCLK is normally always present when interfacing with a DSP.

control via pin 1 and pin 7 (CS and FS or FS only, DSP interface)

Only the TLV2541 is compatible with this mode of operation. The \overline{CS} input to the ADC can be controlled via a general-purpose I/O pin from the DSP. The FS signal from the DSP is connected directly to the FS input of the ADC. A falling edge on $\overline{\text{CS}}$, if used, releases the MSB on the SDO output. When $\overline{\text{CS}}$ is not used, the rising FS edge releases the MSB. The falling edge on the FS input while SCLK is high initiates the cycle. The CS and FS inputs should remain low for the entire cycle time (sample+convert+one SCLK) and can then be released.

reference voltage

An external reference is applied via V_{RFF} . The voltage level applied to this pin establishes the upper limit of the analog inputs to produce a full-scale reading. The value of V_{RFF} and the analog input should not exceed the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than V_{BFF} and at zero when the input signal is equal to or lower than GND.

power down and power up

Autopower down is built into these devices in order to reduce power consumption. The actual power savings depends on the inactive time between cycles and the power supply (loading) decoupling/storage capacitors. Power-down takes effect immediately after the conversion is complete. This is fast enough to provide some power savings between cycles with longer than 1 SCLK inactive time. The device power goes down to 5 μ A within 0.5 μ s. To achieve the lowest power-down current (deep powerdown) of 1 μ A requires 2-ms inactive time between cycles. The power-down state is initiated at the end of conversion. These devices wake up immediately at the next falling edge of CS or the rising edge of FS.

SLAS245E −MARCH 2000 − REVISED APRIL 2010

Table 1. Modes of Operation and Data Throughput

 $[‡]$ See Figure 29(b).</sup>

§ See Figure 29(c).

absolute maximum ratings over operating free-air temperature (unless otherwise noted)¶

recommended operating conditions

NOTES: 1. Analog input voltages greater than that applied to V_{REF} convert as all ones (11111111111111), while input voltages less than that applied to GND convert as all zeros(000000000000).

2. Minimal t_(sample) is given by 0.9×50 pF \times (R_S + 0.5 kΩ), where R_S is the source output impedance.

electrical characteristics over recommended operating free-air temperature range, V_{DD} = V_{REF} = 2.7 V to 5.5 V (unless otherwise noted)

 \dagger All typical values are at V_{DD} = 5 V, T_A = 25°C.

SLAS245E −MARCH 2000 − REVISED APRIL 2010

ac specifications (fⁱ = 20 kHz)

external reference specifications

dc specification, V_{DD} **= V_{REF} = 2.7 V to 5.5 V, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise noted)**

NOTES: 3. Analog input voltages greater than that applied to V_{REF} convert as all ones (111111111111).

4. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.

5. Zero error is the difference between 000000000000 and the converted output for zero input voltage: full-scale error is the difference between 111111111111 and the converted output for full-scale input voltage.

6. Total unadjusted error comprises linearity, zero, and full-scale errors.

PARAMETER MEASUREMENT INFORMATION

Figure 7. TLV2541 Critical Timing (Control via CS only, FS = 1)

Figure 8. TLV2542 Reset Cycle Critical Timing

Figure 9. TLV2542 and TLV2545 Conversion Cycle Critical Timing

TYPICAL CHARACTERISTICS

SLAS245E −MARCH 2000 − REVISED APRIL 2010

TYPICAL CHARACTERISTICS

SLAS245E −MARCH 2000 − REVISED APRIL 2010

TYPICAL CHARACTERISTICS

vs DIGITAL OUTPUT CODES

Figure 18

SLAS245E −MARCH 2000 − REVISED APRIL 2010

TYPICAL CHARACTERISTICS

vs DIGITAL OUTPUT CODES

Figure 20

TYPICAL CHARACTERISTICS

Figure 21

Figure 22

SLAS245E −MARCH 2000 − REVISED APRIL 2010

TYPICAL CHARACTERISTICS

APPLICATION INFORMATION

Figure 29. Typical TLV2541 Interface to a TMS320 DSP

SLAS245E −MARCH 2000 − REVISED APRIL 2010

APPLICATION INFORMATION

^t For TLV2545 only

Figure 30. Typical TLV2542/45 Interface to a TMS320 DSP

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq =1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS INSTRUMENTS

www.ti.com www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

PACKAGE OUTLINE

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE

NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated