

# 32 k $\times$ 8 NONVOLATILE SRAM (5 V, 3.3 V)

### **FEATURES**

- Data Retention for at least 10 Years Without Power
- Automatic Write-Protection During Power-up/Power-down Cycles
- Conventional SRAM Operation, Including Unlimited Write Cycles
- Internal Isolation of Battery before Power Application
- 5-V or 3.3-V Operation
- Industry Standard 28-Pin DIP Pinout

### GENERAL DESCRIPTION

The CMOS bq4011/Y/LY is a nonvolatile 262,144-bit static RAM organized as 32,768 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single supply for an out-of-tolerance condition. When  $V_{\rm CC}$  falls out of tolerance, the SRAM is unconditionally write-protected to prevent an inadvertent write operation.


At this time the integral energy source is switched on to sustain the memory until after  $V_{CC}$  returns valid.

The bq4011/Y/LY uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4011/Y/LY requires no external circuitry and is compatible with the industry-standard 256-kb SRAM pinout.

# **PIN CONNECTIONS**

28-Pin DIP Module (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **DEVICE INFORMATION**

#### **Table 1. TERMINAL FUNCTIONS**

Т	ERMINAL	1/0	DEGODIDATION
NAME	NUMBER	I/O	DESCRIPTION
A <sub>0</sub>	10	1	
A <sub>1</sub>	9	I	
A <sub>2</sub>	8	I	
$A_3$	7	1	
A <sub>4</sub>	6	1	
A <sub>5</sub>	5	I	
A <sub>6</sub>	4	1	
A <sub>7</sub>	3	1	Address inputs
A <sub>8</sub>	25	1	
A <sub>9</sub>	24	1	
A <sub>10</sub>	21	1	
A <sub>11</sub>	23	1	
A <sub>12</sub>	2	1	
A <sub>13</sub>	26	1	
A <sub>14</sub>	1	I	
CE	20	I	Chip-enable input
DQ <sub>0</sub>	11	I/O	
DQ <sub>1</sub>	12	I/O	
DQ <sub>2</sub>	13	I/O	
$DQ_3$	15	I/O	Data input/output
DQ <sub>4</sub>	16	I/O	Data input/output
DQ <sub>5</sub>	17	I/O	
DQ <sub>6</sub>	18	I/O	
DQ <sub>7</sub>	19	I/O	
ŌĒ	22	I	Output enable input
V <sub>CC</sub>	28	1	Supply voltage input
V <sub>SS</sub>	14	-	Ground
WE	27	1	Write enable input

### **FUNCTIONAL DESCRIPTION**

When power is valid, the bq4011/Y/LY operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4011/Y/LY acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the  $V_{CC}$  supply for a power-fail-detect threshold  $V_{PFD}$ . The bq4011 monitors for  $V_{PFD} = 4.62$  V typical for use in 5-V systems with 5% supply tolerance. The bq4011Y monitors for  $V_{PFD} = 4.37$  V typical for use in 5-V systems with 10% supply tolerance. The bq4011LY monitors for  $V_{PFD} = 2.90$  V (typ) for use in 3.3-V systems.

When  $V_{CC}$  falls below the  $V_{PFD}$  threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as *don't care*. If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time  $t_{WPT}$ , write-protection takes place.

As  $V_{CC}$  falls past  $V_{PFD}$  and approaches  $V_{SO}$ , the control circuitry switches to the internal lithium backup supply, which provides data retention until valid  $V_{CC}$  is applied.




When  $V_{CC}$  returns to a level above the internal backup cell voltage, the supply is switched back to  $V_{CC}$ . After  $V_{CC}$  ramps above the  $V_{PFD}$  threshold, write-protection continues for a time  $t_{CER}$  (120 ms maximum in 5-V system, 85 ms maximum in 3.3-V system) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4011/Y/LY have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from TI, the integral lithium cells of the MT-type module are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of  $V_{CC}$ , this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

### **BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	CE	WE	ŌĒ	I/O OPERATION	POWER
Not selected	Н	X	Х	High-Z	Standby
Output disable	L	Н	Н	High-Z	Active
Read	L	Н	L	D <sub>OUT</sub>	Active
Write	L	L	Х	D <sub>IN</sub>	Active

# Not Recommended For New Designs



SLUS118A-MAY 1999-REVISED MAY 2007

## **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of the datasheet, or see the TI website at www.ti.com.

# **SELECTION GUIDE**

DEVICE NUMBER	MAXIMUM ACCESS TIME (ns)	NEGATIVE SUPPLY TOLERANCE (%)	NOMINAL INPUT VOLTAGE V <sub>CC</sub> (V)	TEMPERATURE (°C)
bq4011MA-70	70			
bq4011MA-150	150	-5		
bq4011MA-200	200			
bq4011YMA-70	70			0 to 70
bq4011YMA-100	100		5	
bq4011YMA-150	150			
bq4011YMA-200	200	-10		
bq4011YMA-70N	70			
bq4011YMA-150N	150			-40 to 85
bq4011LYMA-70N	70		3.3	

# **PART NUMBERING**

PRODUCT LINE	MEMORY DENSITY	INPUT VOLTAGE (V)	NEGATIVE SUPPLY TOLERANCE (%)	PACKAGE	SPEED (ns)	TEMPERATURE °C
bq40	11	L	Y	MA	70	N
	10 = 8 k × 8	Blank = 5	Blank = 5%	MA = DIP	70	Blank = Commercial
	$11 = 32 \text{ k} \times 8$	L= 3.3	Y = 10%		85	( 0 to 70)
	13 = 128 k × 8				100	
	14 = 256 k × 8				120	N = Industrial
	15 = 512 k × 8				150	(-40 to 85)
	16 = 1024 k × 8				200	
	17 = 2048 k × 8					



# ABSOLUTE MAXIMUM RATINGS(1)

	PARAMETER	CONDITIO	ON	VALUE	UNIT
			bq4011Y	-0.3 to 7.0	
V <sub>CC</sub>	DC voltage applied on VCC relative to VS	SS bq4011		-0.3 to 7.0	V
			bq4011LY	-0.3 to 6.0	
			bq4011Y	-0.3 to 7.0	
V <sub>T</sub>	DC voltage applied on any pin excluding VCC relative to VSS	V <sub>VT</sub> ≤ V <sub>CC</sub> +0.3 V	bq4011	-0.3 to 7.0	V
	voo rolalivo to voo		bq4011LY	-0.3 to (V <sub>CC</sub> + 0.3)	
_	Operating temperature	Commercial		0 to 70	
T <sub>OPR</sub>	Operating temperature	Industrial		-40 to 85	
_	Ct	Commercial		-10 to 70	
T <sub>STG</sub>	Storage temperature	Industrial		-40 to 85	°C
_	Town continue and doubles	Commercial		-10 to 70	
T <sub>BIAS</sub>	Temperature under bias	Industrial		-40 to 85	
T <sub>SOLDER</sub>	Soldering temperature	For 10 seconds		260	

<sup>(1)</sup> Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS $(T_A = T_{OPR})$

			MIN	TYP <sup>(1)</sup>	MAX	UNIT
		bq4011Y	4.50	5.00	5.50	
$V_{CC}$	Supply voltage	bq4011	4.75	5.00	5.50	
		bq4011LY	3.00	3.30	3.60	V
V <sub>SS</sub>	Supply voltage		0	0	0	V
$V_{IL}$	Low-level input voltage		-0.3		0.8	
$V_{IH}$	High-level Input voltage		2.2		$V_{CC} + 0.3$	

<sup>(1)</sup> Typical values indicate operation at  $T_A = 25^{\circ}C$ .

# DC ELECTRICAL CHARACTERISTICS

 $T_A = T_{OPR}, V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>LI</sub>	Input leakage current		$V_{IN} = V_{SS}$ to $V_{CC}$			±1	^
$I_{LO}$	Output leakage current		$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$			±1	μΑ
$V_{OH}$	Output high voltage		I <sub>OH</sub> = -1.0 mA	2.4			V
$V_{OL}$	Output low voltage		I <sub>OL</sub> = 2.1 mA			0.4	V
I <sub>SB1</sub>	Standby supply current		CE = V <sub>IH</sub>		1	2	μΑ
I <sub>SB2</sub>	Standby supply current		$\label{eq:constraints} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V}, \text{ 0V} \leq V_{IN} \!\! \leq 0.2 \text{ V}, \\ \text{or } V_{IN} \!\! \geq V_{CC} \!\! - 0.2 \end{split}$		0.1	1	mA
		bq4011				50	
$I_{CC}$	Operating supply current	bq4011Y	Minimum cycle, duty = 100%, $\overline{CE} = V_{IL}$ , $I_{I/O} = 0$ mA			50	mA
		bq4011LY	0 = V <sub>IL</sub> , 1//0 = 0 11// (			30	
		bq4011		4.55	4.62	4.75	
$V_{PFD}$	Power-fail-detect voltage	bq4011Y		4.30	4.37	4.50	
		bq4011LY		2.85	2.90	2.95	V
		bq4011			3		V
$V_{SO}$	Supply switch-over voltage	bq4011Y			3		
		bq4011LY			2.9		

<sup>(1)</sup> Typical values indicate operation at  $T_A$  = 25°C,  $V_{CC}$  = 5.0 V or  $V_{CC}$  = 3.3 V.




# CAPACITANCE (T<sub>A</sub> = 25°C, f = 1 MHz, $V_{CC}$ = 5.0 V or $V_{CC}$ = 3.3 V)

	PARAMETER (1)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>I/O</sub>	Input/output capacitance	Output voltage = 0 V			8	٦.
C <sub>IN</sub>	Input capacitance	Input voltage = 0 V			10	p⊢

<sup>(1)</sup> Ensured by design. Not production tested.

# **AC TEST CONDITIONS**

PARAMETER	TEST CONDITIONS						
PARAMETER	5 V	3.3 V					
Input pulse levels	0 V to 3.0 V	0 V to V <sub>CC</sub>					
Input rise and fall times	5 ns	5 ns					
Input and output timing reference levels	1.5 V (unless otherwise specified)	50 %					
Output load (including scope and jig)	See Figure 1 and Figure 2	See Figure 3 and Figure 4					






Figure 3. 3.3-V Output Load A




Figure 2. 5-V Output Load B





Figure 4. 3.3-V Output Load B




Table 2. READ CYCLE (T<sub>A</sub> = T<sub>OPR</sub>,  $V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ )

	DADAMETED	TEST COMPITIONS	-7	-70		00	-15	50	-200		LINUT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RC</sub>	Read cycle time		70		100		150		200		
t <sub>AA</sub>	Address access time			70		100		150		200	
t <sub>ACE</sub>	Chip enable access time	Output load A		70		100		150		200	
$t_{OE}$	Output enable to output valid			35		50		70		90	
t <sub>CLZ</sub>	Chip enable to output in low Z		5		5		5		5		ns
t <sub>OLZ</sub>	Output enable to output in low Z	Output load D	0		0		0		0		
t <sub>CHZ</sub>	Chip disable to output in high Z	Output load B	0	25	0	25	0	25	0	25	
t <sub>OHZ</sub>	Output disable to output in high Z		0	25	0	25	0	25	0	25	
t <sub>OH</sub>	Output hold from address change	Output load A	10		10		10		10		




- (1) WE is held high for a read cycle.
- (2) Device is continuously selected:  $\overline{CE} = \overline{OE} = V_{IL}$ .

Figure 5. Read Cycle No. 1 (Address Access) (1)(2)



- (1) WE is held high for a read cycle.
- (2) Device is continuously selected:  $\overline{CE} = \overline{OE} = V_{IL}$ .
- (3) Address is valid prior to or coincident with  $\overline{\text{CE}}$  transition low.

Figure 6. Read Cycle No. 2 (CE Access) (1)(2)(3)



- (1) WE is held high for a read cycle.
- (2) Device is continuously selected:  $\overline{CE} = V_{IL}$ .


Figure 7. Read Cycle No. 3 (OE Access) (1)(2)



Table 3. WRITE CYCLE ( $T_A = T_{OPR}, V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ )


	DADAMETED	TEST CONDITIONS	-7	0	-100		-15	50	-20	00	LINUT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>WC</sub>	Write cycle time		70		100		150		200		
t <sub>CW</sub>	Chip enable to end of write	See (1)	65		90		100		150		
t <sub>AW</sub>	Address valid to end of write	See (1)	65		80		90		150		
t <sub>AS</sub>	Address setup time	Measured from address valid to beginning of write. (2)	0		0		0		0		
t <sub>WP</sub>	Write pulse width	Measured from beginning of write to end of write. (1)	55		75		90		130		
t <sub>WR1</sub>	Write recovery time (write cycle 1)	Measured from WE going high to end of write cycle. (3)	5		5		5		5		
t <sub>WR2</sub>	Write recovery time (write cycle 2)	Measured from CE going high to end of write cycle. (3)	15		15		15		15		ns
t <sub>DW</sub>	Data valid to end of write	Measured to first low-to- high transition of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ .	30		40		50		70		
t <sub>DH1</sub>	Data hold time (write cycle 1)	Measured from WE going high to end of write cycle. (4)	0		0		0		0		
t <sub>DH2</sub>	Data hold time (write cycle 2)	Measured from CE going high to end of write cycle. (4)	0		0		0		0		
t <sub>WZ</sub>	Write enbled to output in high Z	I/O pins are in output state. (5)	0	25	0	30	0	50	0	70	
t <sub>OW</sub>	Output active from end of write	I/O pins are in output state. (5)	5		5		5		5		

- (1) A write ends at the earlier transition of 
   <del>E</del> going high and 
   <del>E</del> going high.
  (2) A write occurs during the overlap of a low 
   <del>E</del> and a low 
   <del>E</del> and a low 
   <del>E</del> and a low 
   <del>E</del> and a low 
   <del>E</del> going low and 
   <del>E</del> going low.
- Either t<sub>WR1</sub> or t<sub>WR2</sub> must be met.
- Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.
- (5) If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high-impedance state.



- (1)  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be high during address transition.
- Because I/O may be active (OE low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- (3) If  $\overline{OE}$  is high, the I/O pins remain in a state of high impedance.

Figure 8. Write Cycle No. 1 (WE-Controlled) (1)(2)(3)



- (1)  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be high during address transition.
- (2) Because I/O may be active (OE low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- (3) If  $\overline{OE}$  is high, the I/O pins remain in a state of high impedance.
- (4) Either  $t_{WR1}$  or  $t_{WR2}$  must be met.
- (5) Either  $t_{DH1}$  or  $t_{DH2}$  must be met.

Figure 9. Write Cycle No. 2 (CE-Controlled) (1)(2)(3)(4)(5)



# Table 4. 5-V POWER-DOWN/POWER-UP ( $T_A = T_{OPR}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PF</sub>	V <sub>CC</sub> slew, 4.75 to 4.25 V		300			μs
t <sub>FS</sub>	$V_{CC}$ slew, 4.25 to $V_{SO}$		10			μs
t <sub>PU</sub>	$V_{CC}$ slew, $V_{SO}$ to $V_{PFD\ (max.)}$		0			μs
t <sub>CER</sub>	Chip enable recovery time	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{PFD}$ on power-up.	40	80	120	ms
t <sub>DR</sub>	Data-retention time in absence of V <sub>CC</sub>	$T_A = 25^{\circ}C^{(2)}$	10			years
t <sub>WPT</sub>	Write-protect time	Delay after $V_{\text{CC}}$ slews down past $V_{\text{PFD}}$ before SRAM is writeprotected.	40	100	150	μs

- Typical values indicate operation at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ . Batteries are disconnected from circuit until after  $V_{CC}$  is applied for the first time.  $t_{DR}$  is the accumulated time in absence of power beginning when power is first applied to the device.




Figure 10. 5-V Power-Down/Power-Up Timing



# Table 5. 3.3-V POWER-DOWN/POWER-UP ( $T_A = T_{OPR}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{F}$	V <sub>CC</sub> slew, 3 V to 0 V		300			
$t_R$	V <sub>CC</sub> slew, V <sub>SO</sub> to V <sub>PFD (max)</sub>		100			μs
t <sub>CER</sub>	Chip enable recovery time	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{PFD}$ on power-up.	10		85	ms
t <sub>DR</sub>	Data-retention time in absence of V <sub>CC</sub>	$T_A = 25^{\circ}C^{(2)}$	10			years

- Typical values indicate operation at  $T_A$  = 25°C,  $V_{CC}$  = 3.3 V. Batteries are disconnected from circuit until after  $V_{CC}$  is applied for the first time. Data retention time ( $t_{DR}$ ) is the accumulated time in absence of power beginning when power is first applied to the device.




Figure 11. 3.3-V Power-Down/Power-Up Timing

# **CAUTION:**

Negative undershoots below the absolute maximum rating of -0.3 V in battery-backup mode may affect data integrity.





31-Mar-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ4011LYMA-70N	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	-40 to 85		
BQ4011MA-100	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011MA-150	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011YMA-100	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011YMA-150	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011YMA-200	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011YMA-70	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	0 to 70		
BQ4011YMA-70N	OBSOLETE	DIP MODULE	MA	28		TBD	Call TI	Call TI	-40 to 85		

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

31-Mar-2014


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MA (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE

### 28 PINS SHOWN



NOTES: A. All linear dimensions are in inches (mm).

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications **Amplifiers Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>