

Data sheet acquired from Harris Semiconductor SCHS104C – Revised October 2003

# CMOS Hex 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

\*\*CD40174B consists of six identical 'D'-type flip-flops having independent DATA inputs. The CLOCK and CLEAR inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are simultaneously reset by a low level on the CLEAR input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

MAXIMUM RATINGS, Absolute-Maximum Values:

#### Features:

 Voltages referenced to V<sub>SS</sub> Terminal)
 -0.5V to +20V

 INPUT VOLTAGE RANGE, ALL INPUTS
 -0.5V to V<sub>DD</sub> +0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 ±10mA


At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max . . . . . . . . . +265°C

- # 5-V, 10-V, and 15-V parametric rating
- Standardized symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature

range):  $1 \text{ V at V}_{DD} = 5 \text{ V}$ 

2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### Applications:

- Shift Registers
- Buffer/Storage Registers

CD40174B Types

■ Pattern Generators

#### TRUTH TABLE FOR 1 OF 6 FLIP-FLOPS


	INPUTS		OUTPUT
CLOCK	DATA	CLEAR	Q
	0	1	0
	1	1	1
_	х	1	NC
Х	X	0	0

1 = High Level

X = Don't Care

0 = Low Level

NC = No Change






Fig. 1 - Logic diagram (1 of 6 flip-flops).





Fig. 2— Typical transition time as a function of load capacitance.

# CD40174B Types

RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIN	UNITS	
	(V)	Min.	Max.	1
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)	_	3	18	٧
Data Setup Time, t <sub>SU</sub>	5 10 15	40 20 10	-	ns
Data Hold Time, t <sub>H</sub>	5 10 15	80 40 30	_ _ _	ns
Clock Input Frequency, f <sub>CL</sub>	5 10 15	- dc	3.5 6 8	MHz
Clock Input Rise or Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	5 10 15	-	15 15 15	μs
Clock Input Pulse Width, tWL, tWH	5 10 15	130 60 40	-  -  -	ns
Clear Pulse Width, t <sub>WL</sub>	5 10 15	100 50 40	_ _ _	ns
Clear Removal Time, tREM	5 10 15	0 0	-	ns



Dimensions and pad layout for CD401748H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.





Fig. 3- Typical output low (sink) current characteristics.



Minimum output low (sink) current characteristics.




Fig. 5— Typical output high (source) current characteristics.




Fig. 6-- Minimum output high (source) current characteristics.

3-423

# CD40174B Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONI	OITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)							
TERISTIC	Vo	VIN	V <sub>DD</sub>				2 (24)		+25		   
	(V)	(V)	(V)	<b>-55</b>	<b>-40</b>	+85	+125	Min.	Тур.	Max.	s
Quiescent	_	0,5	5	1	1	30	- 30		0.02	1	
Device	· <b>_</b>	0,10	10	2	2	60	60	-	0.02	2	μÄ
Current, f <sub>DD</sub>		0,15	15	4	4	120	120	-	0.02	4	ľ
Max.	<u> </u>	0,20	20	20	20	600	600	_	0.04	20	1
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
I <sub>OL</sub> Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	ļ- ·
Output High (Source) Current,	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mΑ
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
I <sub>OH</sub> Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8		1
Output Voltage:		0,5	5		0	.05	_	0	0.05		
Low-Level,	<b>-</b> , :	0,10	10		0	.05			,	0.05	
VOL Max.	<u> </u>	0,15	15	L	0	.05			0	0.05	V
Output Voltage:	<b>–</b> 1	0,5	5		4	.95		4.95	5	_	ľ
High-Level,	-	0,10	10		9	.95		9,95	10		
V <sub>OH</sub> Min.	_	0,15	15		14	.95		14.95	15		
Input Low	0.5,4.5		5		1	.5		_	_	1.5	
Voltage,	1,9	_	10			3				3	
VIL Max.	1.5,13.5		15			4		-	-	4	l <sub>v</sub>
Input High	0.5,4.5	_	5.		3	3.5		3.5	-	-	ľ
Voltage,	1,9	1	10			7		71	, <u>4</u>	_	
V <sub>IH</sub> Min.	1.5,13.5	-	15			11		11	-	λi . — .	
Input Current	-	0,18	18	±0.1	±0.1	±1	±1	- :	±10 <sup>-5</sup>	±0.1	μA




Fig. 10— Definition of setup, hold, propagation delay, and removal times.




Fig. 7— Typical dynamic power dissipation as a function of CLOCK frequency.




Fig. 8— Typical propagation delay time (CLOCK to OUTPUT) as a function of load capacitance.




Fig. 9— Dynamic power dissipation test circuit.




Fig. 11 - Quiescent device current test circuit.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$

CHARACTERISTIC	CONDITIONS		UNITS		
	V <sub>DD</sub> (V)	Min.	Тур.	Тур. Мах.	
Propagation Delay Time	5	. —	150	300	
	10	-	70	140	ns ,
Clock to Output, tpHL, tpLH	15	_	50	100	
	5	-	100	200	. 1
Clear to Output, tPHL	10	_	- 50	100	ns
	15	l <del>-</del>	40	80	1
	5	_	100	200	
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>	10	-	50	100	ns
	15	[ _	40	80	
Minimum Pulse Width.	5	-	65	130	
	10	–	30	60	ns
Clock, t <sub>WL</sub> , t <sub>WH</sub>	15	_	20	40	
en j	5		50	100	
Clear, t <sub>WL</sub>	10	l '-	25	50	ns
	15		20	40	l
	5		20	40	
Minimum Data Setup Time, t <sub>SU</sub>	10	_	10	20	ns
	15	-	0	10	
.*	5	_	40	80	
Minimum Data Hold Time, tH	10	-	20	40	ns
	15	_	15	30	
	5	3.5	7		F
Maximum Clock Frequency, f <sub>CL</sub>	10	6	12		MHz
,	15	- 8	- 16		
	5	15	3 <u> </u>	1-	
Maximum Clock Rise or Fall	10	15	_	-	μs
Time, t <sub>r</sub> CL, t <sub>f</sub> CL	15	15	- ''	_	
Input Capacitance, C <sub>IN</sub>	_	_	25	40	pF
All other	<u> </u>	_	5	7.5	, ,
	5		<b>-40</b>		
Minimum Clear Removal	10	_	40 15	0	
Time, t <sub>REM</sub>	1 10	l	-15 -10	0	ns




Fig. 12 - Input current test circuit.




Fig. 13 - Input voltage test circuit.

# TERMINAL ASSIGNMENT CLEAR 18 16 V00 Q1 2 15 06 D1 3 44 D6 Q2 4 13 06 Q2 5 12 06 D3 6 11 04 Q3 7 10 Q4 VSS 9 CLOCK



www.ti.com 11-Feb-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40174BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40174BE	Samples
CD40174BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40174BE	Samples
CD40174BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40174BF	Samples
CD40174BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40174BF3A	Samples
CD40174BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40174BM	Samples
CD40174BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40174BM	Samples
CD40174BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40174B	Samples
CD40174BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0174B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Feb-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD40174B, CD40174B-MIL:

Catalog: CD40174B

Military: CD40174B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40174BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD40174BNSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40174BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD40174BNSR	SO	NS	16	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD40174BE	N	PDIP	16	25	506	13.97	11230	4.32
CD40174BE	N	PDIP	16	25	506	13.97	11230	4.32
CD40174BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD40174BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD40174BM	D	SOIC	16	40	507	8	3940	4.32
CD40174BPW	PW	TSSOP	16	90	530	10.2	3600	3.5

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




# NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated