

January 2007

FDMC3300NZA

Monolithic Common Drain N-Channel 2.5V Specified PowerTrench MOSFET 20V, 8A, 26m Ω

Features

- Max $r_{DS(on)} = 26m\Omega$ at $V_{GS} = 4.5V$, $I_D = 8.0A$
- Max $r_{DS(on)} = 34m\Omega$ at $V_{GS} = 2.5V$, $I_D = 7.0A$
- >2000V ESD protection
- Low Profile 1mm maximum in the new package MLP 3.3x3.3 mm
- RoHS Compliant





General Description

This dual N-Channel MOSFET has been designed using Fairchild Semiconductor's advanced PowerTrench® process to optimize the $r_{DS(on)}$ @ $V_{GS}=2.5 \mbox{V}$ on special MLP lead frame with all the drains on one side of the package.

Application

■ Li-Ion Battery Pack





Power 33

MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Rating	Units
V_{DS}	Drain to Source Voltage	Drain to Source Voltage		V
V_{GS}	Gate to Source Voltage		±12	V
1	Drain Current -Continuous	(Note 1a)	8	^
I _D	-Pulsed		40	_ A
P_{D}	Power Dissipation (Steady State)	(Note 1a)	2.1	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	135	5, 44

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
3300A	FDMC3300NZA	Power 33	7"	8mm	3000 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, referenced to 25°C		12		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16V, V_{GS} = 0V$			1	μΑ
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 12V, V_{DS} = 0V$			±10	μΑ

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.6		1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		-3.1		mV/°C
		$V_{GS} = 4.5V, I_D = 8.0A$		20	26	
r _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 2.5V, I_D = 7.0A$		25	34	mΩ
		$V_{GS} = 4.5V, I_D = 8.0A, T_J = 150^{\circ}C$		26	35	
9 _{FS}	Forward Transconductance	$V_{DS} = 5V, I_{D} = 8.0A$		29		S

Dynamic Characteristics

C _{iss}	Input Capacitance		610	815	pF
Coss	Output Capacitance	$V_{DS} = 10V$, $V_{GS} = 0V$, $f = 1MHZ$	165	220	pF
C _{rss}	Reverse Transfer Capacitance		115	175	pF
R_g	Gate Resistance	f = 1MHz	1.7		Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		8	16	ns
t _r	Rise Time	$V_{DD} = 10V, I_D = 1.0A$ $V_{GS} = 4.5V, R_{GEN} = 6.0\Omega$	8	16	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 4.5 V, H _{GEN} = 6.012	19	34	ns
t _f	Fall Time		9	18	ns
$Q_{g(TOT)}$	Total Gate Charge at 4.5V	$V_{GS} = 0V \text{ to } 4.5V$ $V_{DD} = 10V$	8	12	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 8.0A	1		nC
Q_{gd}	Gate to Drain "Miller" Charge		2		nC

Drain-Source Diode Characteristics


V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.0A$ (Note 2)	0.7	1.2	V
t _{rr}	Reverse Recovery Time	I _E = 8.0A, di/dt = 100A/μs		21	ns
Q_{rr}	Reverse Recovery Charge	i _F = 0.0A, α//αι = 100A/μs		6	nC

Notes

1: R_{0,JA} is determined with the device mounted on a 1 in² oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0,JC} is guaranteed by design while R_{0,JA} is determined by the user's board design.

(a)R_{0,JA} = 60°C/W when mounted on a 1 in² pad of 2 oz copper, 1.5'x1.5'x0.062' thick PCB.

(b)R_{0,JA} = 135°C/W when mounted on a minimum pad of 2 oz copper.



a. 60°C/W when mounted on a 1 in² pad of 2 oz copper



b. 135°C/W when mounted on a minimum pad of 2 oz copper

2: Pulse Test: Pulse Width < $300\mu s,$ Duty cycle < 2.0%.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25°C unless otherwise noted





Figure 7. Gate Charge Characteristics



1000

Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Transient Thermal Response Curve



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	VCX™
Bottomless™	GTO™	OPTOLOGIC [®]	SPM™	Wire™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	
CoolFET™	I ² C™	PACMAN™	SuperFET™	
CROSSVOLT™	i-Lo™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E ² CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench [®]	TCM™	
FACT [®]	MICROCOUPLER™	QFET [®]	TinyBoost™	
FAST [®]	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic [®]	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Aroun	nd the world.™	μSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC [®]	

Programmable Active Droop™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 122