

### **General Description**

The MAX9164 high-speed LVDS driver/receiver is designed specifically for low-power point-to-point applications. The MAX9164 operates from a single 3.3V power supply, and is pin compatible with DS90LV019. The device features an independent differential driver and receiver.

The MAX9164 driver output uses a current-steering configuration to generate a 3.1mA drive current. The driver accepts a single-ended input and translates it to LVDS signals at speeds up to 200Mbps over controlled-impedance media of approximately  $100\Omega$ . The transmission media may be printed circuit board traces or cables. The enable logic input, DE, is used to enable or disable the driver.

The MAX9164 receiver detects a differential input as low as 100mV and translates it to single-ended output at speeds up to 200Mbps. The enable logic input, RE, is used to enable or disable the receiver.

Inputs and outputs conform to the ANSI TIA/EIA-644 LVDS standard. The MAX9164 is offered in 14-lead SO and TSSOP packages, and is specified for operation from -40°C to +85°C.

### **Applications**

Cell-Phone Base Stations Network Switches/Routers Add/Drop Muxes Backplane Interconnect

Digital Cross-Connects Clock Distribution

**DSLAMs** 


# Features

- ♦ 3.3V Operation
- ♦ 35% Lower Power than DS90LV019
- ♦ 200Mbps Data Signaling Rate
- ♦ ±1V Common-Mode Range
- ♦ ±100mV Receiver Sensitivity
- **♦ Flow-Through Pinout**
- ♦ Receiver Output High for Open Input


### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9164ESD	-40°C to +85°C	14 SO
MAX9164EUD	-40°C to +85°C	14 TSSOP

## **Pin Configuration**



## **Typical Application Circuit**



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.3V to +4.0V DO+, DO-, RI+, <u>RI-</u> to GND0.3V to +4.0V	Operating Temperature Range40°C to +85°C Junction Temperature+150°C
DIN, ROUT, DE, RE to GND0.3V to (V <sub>CC</sub> + 0.3V)  Driver Short-Circuit CurrentContinuous	Storage Temperature Range65°C to +150°C ESD Protection
Continuous Power Dissipation (T <sub>A</sub> = +70°C) 14-Pin SO (derate 8.3mW/°C above +70°C)667mW 14-Pin TSSOP (derate 9.1mW/°C above +70°C)727mW	HBM (1.5k $\Omega$ , 100pF), DO+, DO-, RI+, RI-, DE, $\overline{\text{RE}}$ , DIN, ROUT> ±2kV Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC}=3.0V\ to\ 3.6V,\ IV_{ID}I=0.1V\ to\ 2.4V,\ common-mode\ input\ voltage\ (V_{CM})=IV_{ID}/2I\ to\ 2.4V-IV_{ID}I/2,\ R_L=100\Omega\pm1\%,\ T_A=-40^{\circ}C\ to+85^{\circ}C.$  Typical values are at  $V_{CC}=3.3V,\ IV_{ID}I=0.2V,\ V_{CM}=1.2V,\ T_A=+25^{\circ}C,\ unless\ otherwise\ noted.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (DIN, DE, $\overline{\text{RE}}$ )	•		1			
Input High Voltage	VIH		2.0		Vcc	V
Input Low Voltage	VIL		0		0.8	V
Input Current	I <sub>IN</sub>	$\overline{RE}$ , DE, DIN = high or low	-10		+10	μΑ
Input Diode Clamp Voltage	V <sub>CL</sub>	ICLAMP = -18mA	-1.5			V
DRIVER OUTPUT (DO+, DO-)						
Differential Output Voltage	V <sub>OD</sub>	Figure 1	250	310	450	mV
Change in Magnitude of V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figure 1		0.02	25	mV
Offset Voltage	Vos	Figure 1	1.0	1.29	1.7	V
Change in Magnitude of VOS Between Complementary Output States	ΔV <sub>OS</sub>	Figure 1		0.8	25	mV
High-Impedance Leakage Current	lozd	DE = 0; DO+, DO- = V <sub>CC</sub> or 0	-1		+1	μΑ
Power-Off Leakage Current	loxd	DO+, DO- = 3.6V or 0; V <sub>CC</sub> = 0	-1		+1	μΑ
0.1.101.101.110	IOSD	DO+ = 0 at DIN = V <sub>CC</sub>		-3	-10	A
Output Short-Circuit Current		DO- = 0 at DIN = 0		-3	-10	<del> </del> mA
Output Capacitance	C <sub>DO</sub>	Capacitance from DO+ or DO- to 0		3.7		рF
RECEIVER INPUT (RI+, RI-)		1	- I			ı
Differential Input High Threshold	V <sub>TH</sub>				100	mV
Differential Input Low Threshold	V <sub>T</sub> L		-100			mV
Input Current	I <sub>IN</sub>	V <sub>CC</sub> = 3.6V or 0; RI+, RI- = 2.4V or 0	-10		+10	μΑ
Input Capacitance	C <sub>RI</sub>	RI+ or RI- to 0		5		рF
RECEIVER OUTPUT (ROUT)		•				•
Output High Voltage	Voh	$I_{OH} = -400\mu A$ $V_{ID} = 100mV$ $RI+, RI- open$	2.9	3.28		V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +2.0mA, V <sub>ID</sub> = -100mV		0.025	0.4	V
Output Short-Circuit Current	los	$V_{ID} = +100 \text{mV}, ROUT = 0$	-20	-28	-75	mA

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=3.0V\ to\ 3.6V,\ |V_{ID}|=0.1V\ to\ 2.4V,\ common-mode\ input\ voltage\ (V_{CM})=|V_{ID}/2|\ to\ 2.4V-|V_{ID}|/2,\ R_L=100\Omega\ \pm1\%,\ T_A=-40^{\circ}C\ to\ +85^{\circ}C.$  Typical values are at  $V_{CC}=3.3V,\ |V_{ID}|=0.2V,\ V_{CM}=1.2V,\ T_A=+25^{\circ}C,\ unless\ otherwise\ noted.)$  (Notes 1, 2)

,,	, 15			, (	. ,	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENT						
Supply Current	Icc	$DE = V_{CC}, \overline{RE} = 0$		7.4	12.5	mA
Driver Supply Current	ICCD	DE = RE = VCC		7.4	12.5	mA
Receiver Supply Current	ICCR	$DE = \overline{RE} = 0$		4.4	7.0	mA
Disable Supply Current	Iccz	$DE = 0$ , $\overline{RE} = V_{CC}$		4.4	7.0	mA

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 3.0 \text{V to } 3.6 \text{V}, |V_{ID}| = 0.2 \text{V}, V_{CM} = 1.2 \text{V}, R_L = 100\Omega \pm 1\%$ ,  $C_L = 10 \text{pF}$ ,  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ . Typical values are at  $V_{CC} = 3.3 \text{V}$ ,  $|V_{ID}| = 0.2 \text{V}$ ,  $V_{CM} = 1.2 \text{V}$ ,  $T_A = +25 ^{\circ}\text{C}$ , unless otherwise noted.) (Notes 3, 4, 5)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER						
Differential High-to-Low Propagation Delay	tPHLD	Figure 2	2.0	4.4	6.5	ns
Differential Low-to-High Propagation Delay	tPLHD	Figure 2	1.0	4.2	7.0	ns
Differential Skew   tPHLD - tPLHD	tskd	Figure 2		0.2	1.0	ns
Rise Time	tTLHD	Figure 2	0.2	0.9	3.0	ns
Fall Time	t <sub>THLD</sub>	Figure 2	0.2	0.8	3.0	ns
Disable Time High to Z	t <sub>PHZ</sub>	Figure 3	1.5	6.0	8.0	ns
Disable Time Low to Z	tplz	Figure 3	2.5	5.5	9.0	ns
Enable Time Z to High	tpzh	Figure 3	4.0	5.5	8.0	ns
Enable Time Z to Low	tpzL	Figure 3	3.8	5.0	8.0	ns
RECEIVER						
Differential High-to-Low Propagation Delay	tphl	Figure 4	3.0	5.4	7.0	ns
Differential Low-to-High Propagation Delay	tpLH	Figure 4	3.0	5.3	9.0	ns
Differential Skew   tpHL - tpLH	T <sub>SK</sub>	Figure 4		0.14	1.5	ns
Rise Time	tTLH	Figure 4	0.15	0.8	3.0	ns
Fall Time	tTHL	Figure 4	0.15	0.4	3.0	ns
Disable Time High to Z	tpHZ	Figure 5	3.0	5.4	6.0	ns
Disable Time Low to Z	tpLZ	Figure 5	3.0	5.1	6.0	ns
Enable Time Z to High	tpzh	Figure 5	3.0	5.4	8.0	ns
Enable Time Z to Low	t <sub>PZL</sub>	Figure 5	3.0	5.1	8.0	ns

- **Note 1:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested at T<sub>A</sub> = +25°C.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to device ground except V<sub>TH</sub>, V<sub>TL</sub>, V<sub>ID</sub>, V<sub>OD</sub>, and ΔV<sub>OD</sub>.
- Note 3: C<sub>L</sub> includes probe and jig capacitance.
- **Note 4:** AC parameters are guaranteed by design and characterization.
- Note 5: Generator waveforms for all tests unless otherwise specified: f = 100MHz,  $Z_0 = 50\Omega$ ,  $t_R = t_F = 6.0$ ns (0 to 3V, 0% to 100%) for DE and  $\overline{RE}$ ,  $t_R = t_F = 3.0$ ns (0 to 3V, 0% to 100%) for DIN, and  $t_R = t_F = 1.0$ ns ( $IV_{ID}I = 0.2$ V, 20% to 80%) for RI+/RI-inputs.




## Typical Operating Characteristics

 $(V_{CC}=3.3V, |V_{ID}|=0.2V, V_{CM}=1.2V, R_L=100\Omega\pm1\%, FREQ=100MHz, C_L=10pF, T_A=+25^{\circ}C, unless otherwise noted.)$ 



## **Typical Operating Characteristics (continued)**

 $(V_{CC}=3.3V, |V_{ID}|=0.2V, V_{CM}=1.2V, R_L=100\Omega\pm1\%, FREQ=100MHz, C_L=10pF, T_A=+25^{\circ}C, unless otherwise noted.)$ 



# **Pin Description**

PIN	NAME	FUNCTION
1	DE	LVTTL/LVCMOS Driver Enable Input. The driver is enabled when DE is high. When DE is low, the driver outputs, DO+ and DO-, are disabled and are high impedance.
2	DIN	LVTTL/LVCMOS Driver Input
3, 5, 6, 13	N.C.	No Connection. Not internally connected.
4	ROUT	LVTTL/LVCMOS Receiver Output
7	GND	Ground
8	RE	LVTTL/LVCMOS Receiver Enable Input. The receiver is enabled when $\overline{\text{RE}}$ is low. When $\overline{\text{RE}}$ is high, the receiver output is disabled and is high impedance.
9	RI-	Inverting LVDS Receiver Input. RI- has an integrated pulldown to GND.
10	RI+	Noninverting LVDS Receiver Input. RI+ has an integrated pullup to V <sub>CC</sub> .
11	DO-	Inverting LVDS Driver Output
12	DO+	Noninverting LVDS Driver Output
14	Vcc	Power-Supply Input. Bypass V <sub>CC</sub> to GND with 0.1µF and 0.001µF ceramic capacitors.




Figure 1. Differential Driver DC Test Circuit




Figure 2. Driver Differential Propagation Delay and Transition Time Test Circuit and Waveforms




Figure 4. Receiver Propagation Delay and Transition Time Test Circuit and Waveforms




Figure 3. Driver High-Impedance Delay Test Circuit and Waveforms




Figure 5. Receiver High-Impedance Delay Test Circuit and Waveforms

### **Detailed Description**

The MAX9164 high-speed LVDS driver/receiver is designed specifically for low-power point-to-point applications. The MAX9164 operates from a single 3.3V power supply, and is pin compatible with the DS90LV019. The device features an independent differential driver and receiver.

The MAX9164 driver outputs use a current-steering configuration to generate a 3.1mA (typ) output current. This current-steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited. The MAX9164 output requires a resistive load to terminate the signal and complete the transmission loop. With a typical 3.1mA output current, the MAX9164 produces a 310mV output voltage when driving a bus terminated with a  $100\Omega$  resistor (3.1mA x  $100\Omega$  = 310mV).

The MAX9164 receiver detects a differential input as low as 100mV and translates it to single-ended output. The device features input biasing that drives the output high if the inputs are left open.

#### **Power-On Reset**

The power-on reset voltage of the MAX9164 is typically 2.2V. When the supply falls below this voltage, the device is disabled and the outputs (DO+, DO-, and ROUT) are high impedance.

## **Applications Information**

#### **Power-Supply Bypassing**

Bypass  $V_{CC}$  with high-frequency, surface-mount ceramic  $0.1\mu F$  and  $0.001\mu F$  capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to  $V_{CC}$ .

#### **Termination**

The MAX9164 requires an external termination resistor at the differential input. This termination resistor should match the differential impedance of the input transmission line.

The differential output requires a termination resistor at the far end of the transmission line. This termination resistor should match the differential impedance of the output transmission line.

These termination resistors are typically  $100\Omega$ . Minimize the distance between the input termination resistor and the MAX9164 receiver input.

#### Traces, Cables, and Connectors

The characteristics of differential input and output connections affect the performance of the device. Use controlled-impedance traces, cables, and connectors with matched characteristic impedance.

Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the conductors within a differential pair. Excessive skew can result in a degradation of magnetic field cancellation.

Maintain the distance between conductors within a differential pair to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

#### **Board Layout**

For LVDS applications, a four-layer PC board with separate power, ground, LVDS, and logic signal layers is recommended. Separate the LVTTL/LVCMOS and LVDS signals to prevent coupling.


Chip Information

**TRANSISTOR COUNT: 901** 

PROCESS: CMOS


## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.