

High Accuracy, Dual-Axis Digital Inclinometer and Accelerometer

Data Sheet **[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf)**

FEATURES

Dual-mode inclinometer system Dual-axis, horizontal operation, ±90° Single-axis, vertical operation, ±180° High accuracy, 0.1° Digital inclination data, 0.025° resolution Digital acceleration data, 0.244 mg resolution ±1.7 g accelerometer measurement range Digital temperature sensor output Digitally controlled bias calibration Digitally controlled sample rate Digitally controlled frequency response Dual alarm settings with rate/threshold limits Auxiliary digital I/O Digitally activated self-test Digitally activated low power mode SPI-compatible serial interface Auxiliary 12-bit ADC input and DAC output Single-supply operation: 3.0 V to 3.6 V 3500 g powered shock survivability

APPLICATIONS

Platform control, stabilization, and alignment Tilt sensing, inclinometers, leveling Motion/position measurement Monitor/alarm devices (security, medical, safety) Navigation

GENERAL DESCRIPTION

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) is a high accuracy, digital inclinometer that accommodates both single-axis (±180°) and dual-axis (±90°) operation. The standard supply voltage (3.3 V) and serial peripheral interface (SPI) enable simple integration into most industrial system designs. A simple internal register structure handles all output data and configuration features. This includes access to the following output data: calibrated acceleration, accurate incline angles, power supply, internal temperature, auxiliary analog and digital input signals, diagnostic error flags, and programmable alarm conditions.

Configurable operating parameters include sample rate, power management, digital filtering, auxiliary analog and digital output, offset/null adjustment, and self-test for sensor mechanical structure.

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) is available in a 9.2 mm \times 9.2 mm \times 3.9 mm LGA package that operates over a temperature range of −40°C to +125°C. It can be attached using standard RoHS-compliant solder reflow processes.

Rev. H [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16209.pdf&product=ADIS16209&rev=H)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2008-2019 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

TABLE OF CONTENTS

REVISION HISTORY

3/2019—Rev. G to Rev. H

8/2018—Rev. F to Rev. G

5/2017—Rev. E to Rev. F

1/2015—Rev. D to Rev. E

6/2014—Rev. C to Rev. D

7/2012—Rev. B to Rev. C

Data Sheet ADIS16209

8/2009—Rev. A to Rev. B

7/2008—Rev. 0 to Rev. A

3/2008—Revision 0: Initial Version

SPECIFICATIONS

 $\rm T_A$ = 25°C, VDD = 3.3 V, tilt = 0°, unless otherwise noted.

Table 1.

Data Sheet **ADIS16209**

1 X-ray exposure may degrade this performance metric.

² Guaranteed by *i*MEMS[®] packaged part testing, design, and/or characterization.

³ Self-test response changes as the square of VDD.

⁴ The RST pin has an internal pull-up.

⁵ Guaranteed by design.

 6 The times presented in this section represent the time it takes to start producing data in the output registers, after the minimum VDD reaches 3.0 V. They do not represent the settling time of the internal filters.

Note that for the default SENS_AVG and AVG_CNT settings, the typical settling time is ~1.28 seconds. For faster settling times, reduce the AVG_CNT and SMPL_PRD settings. Note that the trade-off associated with faster settling times is noise and power.

⁷ Endurance is qualified as per JEDEC Standard 22 Method A117 and measured at −40°C, +25°C, +85°C, and +125°C.

 $^{\rm 8}$ Retention lifetime equivalent at junction temperature (T,) 55°C as per JEDEC Standard 22 Method A117. Retention lifetime decreases with junction temperature.

TIMING SPECIFICATIONS

 $T_A = 25^{\circ}$ C, VDD = 3.3 V, tilt = 0°, unless otherwise noted.

Table 2.

¹ Guaranteed by design, not tested.

 2 Note that f_S means internal sample rate.

TIMING DIAGRAMS

Figure 3. SPI Timing (Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1)

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 4. Package Characteristics

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

NOTES

07096-005 **1. DNC = DO NOT CONNECT TO THIS PIN. 2. THIS IS NOT AN ACTUAL TOP VIEW, BECAUSE THE PINS ARE NOT VISIBLE FROM THE TOP. THIS IS A LAYOUT VIEW THAT REPRESENTS THE PIN CONFIGURATION IF THE PACKAGE IS LOOKED THROUGH FROM THE TOP. THIS CONFIGURATION IS PROVIDED FOR PCB LAYOUT PURPOSES.**

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

 $1 S =$ supply; O = output; I = input.

RECOMMENDED PAD GEOMETRY

Rev. H | Page 8 of 24

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Horizontal Inclination Error (Eight Parts), Autonull at Horizontal Position, Stable Temperature, 3.3 V

Figure 8. Maximum Incline Error Over a ±30° Incline Range (Eight Parts) Over Temperature, Autonull at Horizontal Position, 25°C, 3.3 V

Figure 9. Maximum Incline Error Over a ±30° Incline Range (Eight Parts) Over Supply Voltage, Autonull Horizontal Position, 25°C, 3.3 V

Figure 10. Vertical Mode Rotational Error (Eight Parts), 25°C, 3.3 V

Figure 11. Vertical Mode Error (Eight Parts) vs. Temperature, 0° to 360°, 3.3 V

Figure 12. Vertical Mode Error (Eight Parts) vs. Supply Voltage, 0° to 360°, 25°C

[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf) Data Sheet

Data Sheet **[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf)**

THEORY OF OPERATION

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) tilt sensing system uses gravity as its only stimulus, and a MEMS accelerometer as its sensing element. MEMS accelerometers typically employ a tiny, spring-loaded structure that is interlaced with a fixed pick-off finger structure. The spring constant of the floating structure determines how far it moves when subjected to a force. This structure responds to dynamic forces associated with acceleration and to static forces, such as gravity.

[Figure 16 a](#page-10-1)nd [Figure 17 i](#page-10-2)llustrate how the accelerometer responds to gravity, according to its orientation, with respect to gravity[. Figure 16](#page-10-1) displays the configuration for the incline angle outputs, an[d Figure 17 d](#page-10-2)isplays the configuration used for the rotational angle position. This configuration provides greater measurement range than a single axis. Th[e ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) incorporates the signal processing circuit that converts acceleration into an incline angle, and it corrects for several known error sources that would otherwise degrade the accuracy level.

Figure 16. Single-Axis Tilt Theory Diagram

Figure 17. Dual-Axis Tilt Theory Diagram

NOTES 1. ROT_OUT = 180° IS 1 LSB DIFFERENT THAN ROT_OUT = –179.975°.

Figure 19. Vertical Angle Orientation

BASIC OPERATION **INTRODUCTION**

When using the factory default configuration for all user configurable control registers, th[e ADIS16209 i](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf)nitializes itself and automatically starts a continuous process of sampling, processing, and loading calibrated incline angle and acceleration data into the output registers.

REGISTER STRUCTURE

All communication between th[e ADIS16209 a](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf)nd an external processor involves either reading the contents of an output register or writing configuration (or command) information to a control register (se[e Figure 20\)](#page-11-6). The output data registers include the latest sensor data, error flags, and identification information. The control registers include sample rate, filtering, calibration, self-test, input/output line operation, and error flags. Each user accessible register has two bytes (upper and lower), each of which has a unique address. See [Table 8](#page-13-0) for a detailed list of all user registers, along with the corresponding addresses.

Figure 20. Basic Operation of th[e ADIS16209](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf)

SPI

The SPI provides access to the user registers (se[e Table 8\)](#page-13-0). [Figure 21 s](#page-11-7)hows the most common connections between the [ADIS16209](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf) and a SPI master device, which is often an embedded processor that has an SPI-compatible interface.

Figure 21. Electrical Connection Diagram

Table 6. Generic SPI Master Pin Mnemonics and Functions

Embedded processors typically use control registers to configure serial ports for communicating with SPI slave devices, such as the [ADIS16209.](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf) [Table 7 p](#page-11-8)rovides a list of common settings that describe the SPI protocol of the [ADIS16209.](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf) The initialization routine of the master processor typically establishes these settings using firmware commands to write them to the control registers.

Table 7. Generic Master Processor SPI Settings

READING SENSOR DATA

Reading a single register requires two 16-bit cycles on the SPI: one to request the contents of a register and another to receive those contents. The 16-bit command code (se[e Figure 26\)](#page-12-0) for a read request on the SPI has three parts: the read bit $(R/W = 0)$, either address of the register, [A6:A0], and eight don't care bits, [DC7:DC0]. [Figure 22 s](#page-11-9)hows an example that includes two register reads in succession. This example starts with DIN = 0x0C00 to request the contents of the XINCL_OUT register and follows with 0x0E00 to request the contents of the YINCL_OUT register. The sequence i[n Figure 22](#page-11-9) also shows full duplex mode of operation, which means that the [ADIS16465 c](https://www.analog.com/ADIS16465?doc=ADIS16209.pdf)an receive requests on DIN while also transmitting data out on DOUT within the same 16-bit SPI cycle.

[Figure 23 s](#page-11-10)hows an example of the four SPI signals when reading the PROD_ID register in a repeating pattern. This pattern can be helpful when troubleshooting the SPI interface setup and communications because the signals are the same for each 16-bit sequence, except during the first cycle.

Figure 23. SPI Signal Pattern, Repeating Read of the PROD_ID Register

DEVICE CONFIGURATION

Each configuration register contains 16 bits (two bytes). Bits[7:0] contain the low byte, and Bits[15:8] contain the high byte of each register. Each byte has its own unique address in the user register map (see [Table 8\)](#page-13-0). Updating the contents of a register requires writing to both bytes in the following sequence: low byte first, high byte second. The only exception to this requirement is when writing to the COMMAND register. When using this register to trigger a command, only write to the low byte to trigger the command. Writing to the high byte after triggering a command can interrupt the operation, which the low byte triggers.

07096-225

07096-226

There are three parts to coding an SPI command (se[e Figure 26\)](#page-12-0) that write a new byte of data to a register: the write bit $(R/W = 1)$, the address of the byte, [A6:A0], and the new data for that location, [DC7:DC0][. Figure 24 s](#page-12-1)hows a coding example for writing 0x0001 to the SMPL_PRD register (se[e Table 24\)](#page-16-1). In [Figure 24,](#page-12-1) the 0xB601 command writes 0x01 to Address 0x36 (lower byte) and the 0xB700 command writes 0x00 to Address 0x37 (upper byte).

Memory Structure

[Figure 25 s](#page-12-2)hows a functional diagram for the memory structure of the [ADIS16209.](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf) The flash memory bank contains the operational code, unit specific calibration coefficients, and user configuration settings. During initialization (power application or reset recover), this information loads from the flash memory into the static random access memory (SRAM), which supports all normal operation, including register access through the SPI port. Writing to a configuration register using the SPI updates the SRAM location of the register but does not automatically

update the settings in the flash memory bank. The manual flash memory update command (Register COMMAND, Bit 3, see [Table 31\)](#page-18-0) provides a convenient method for saving all of these settings to the flash memory bank at one time. A yes in the Flash Backup column o[f Table 8 i](#page-13-0)dentifies the registers that have storage support in the flash memory bank.

Figure 25. SRAM and Flash Memory Diagram

[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf) Data Sheet

Table 8. User Register Map

OUTPUT DATA REGISTERS

[Table 9](#page-14-3) provides the data configuration for each output data register in th[e ADIS16209.](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) Starting with the MSB of the upper byte, each output data register has the following bit sequence: new data (ND) flag, error/alarm (EA) flag, followed by 14 data bits. The data bits are LSB justified, and in the case of the 12-bit data formats, the remaining two bits are not used. The ND flag indicates that unread data resides in the output data registers. This flag clears and returns to 0 during an output register read sequence. It returns to 1 after the next internal sample update cycle completes. The EA flag indicates an error condition. The STATUS register contains all of the error flags and provides the ability to investigate the root cause.

Table 9. Output Data Register Formats

¹ Scale denotes quantity per LSB.

2 Range is −90° to +90°. ³ Range is −179.975° to +180°.

Accelerometers

The accelerometers respond to both static (gravity) and dynamic acceleration using the polarity shown i[n Figure 27.](#page-14-4)

The XACCL_OUT (se[e Table 10\)](#page-14-1) and YACCL_OUT (see [Table 11\)](#page-14-2) registers provide access to acceleration data for each axis. For example, set DIN = 0x0400 to request data from the x-axis register on the next 16-bit SPI sequence. After reading the contents of one of these registers, mask off the upper two bits, convert the remaining 14-bit, twos complement number into a decimal equivalent, and then multiply that number by 0.024414 to convert the measurement into units of acceleration (mg)[. Table 12](#page-14-5) provides several examples of this data format.

Table 11. YACCL_OUT (Base Address = 0x06), Read Only

Table 12. Accelerometer Data Format Examples

Horizontal Incline Angle

The XINCL_OUT (see [Table 13\)](#page-15-2) and YINCL_OUT (see [Table](#page-15-3) 14) registers provide access to acceleration data for each axis. For example, set DIN = 0x0400 to request data from the x-axis register on the next 16-bit SPI sequence. After reading the contents of one of these registers, mask off the upper two bits, convert the remaining 14-bit, twos complement number into a decimal equivalent, and then multiply that number by 0.025 to convert the measurement into units of angle (°). [Table](#page-15-5) 15 provides several examples of this data format.

Table 14. YINCL_OUT (Base Address = 0x0E), Read Only

Table 15. Horizontal Incline Angle Data Format Examples

Vertical Incline Angle

The ROT_OUT register (see [Table 16\)](#page-15-4) provides access to incline angle data for each axis. For example, set $DIN = 0x1000$ to request data from this register on the next 16-bit SPI sequence. After reading the contents of one of these registers, mask off the upper two bits, convert the remaining 14-bit, twos complement number into a decimal equivalent, and then multiply that number by 0.025 to convert the measurement into units of angle (°). [Table 17](#page-15-6) provides several examples of this data format.

Table 17. Vertical Incline Angle Data Format Examples

Internal Temperature

The TEMP_OUT register (se[e Table 18\)](#page-15-1) provides access to an internal temperature measurement. Set DIN = 0x0A00 to request the contents of this register. Mask off the upper four bits, then convert the remaining 12-bit binary number into a decimal equivalent, subtract 1278, multiply it by −0.47 and add 25 to convert this number into °C. See [Table 19](#page-15-7) for examples of this format. Note that this internal temperature measurement provides an indicator of condition changes, not an absolute measurement of conditions outside of the package.

Table 19. Internal Temperature Data Format Examples

Power Supply

The SUPPLY_OUT register (se[e Table 20\)](#page-15-0) provides a digital measurement for the supply voltage on the VDD pins (see [Figure 5\)](#page-7-2). Set $DIN = 0x0200$ to request the contents of this register. See [Table](#page-15-8) 21 for examples of this data format.

Table 20. SUPPLY_OUT (Base Address = 0x02), Read Only

Table 21. Power Supply Data Format Examples

Auxiliary ADC

The AUX_ADC register (se[e Table 22\)](#page-16-2) provides a digital measurement for the AUX_ADC input pin (se[e Figure 5\)](#page-7-2). Set $DIN = 0x0800$ to request the contents of this register. See [Table 23 f](#page-16-5)or examples of this data format.

Table 22. AUX_ADC (Base Address = 0x08), Read Only

Bits	Description
15	New data bit $= 1$, when register contains un-read data
14	Error/alarm = 1, when STATUS \neq 0x0000
[13:12]	Not used
[15:0]	Auxiliary ADC data, binary format, 1 LSB = 0.0006105 V, 0 V = 0x0000

Table 23. Auxiliary ADC Data Format Examples

OPERATION CONTROL REGISTERS

Internal Sample Rate

The SMPL_PRD register controls th[e ADIS16209 i](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf)nternal sample rate and has two parts: a selectable time base and a multiplier. The following relationship produces the sample rate:

 $t_s = t_B \times N_s + 122.07$ μs

Table 24. SMPL_PRD Bit Descriptions

An example calculation of the default sample period follows:

 $SMPL$ $PRD = 0x01, B7 - B0 = 00000001$

 $B7 = 0 \rightarrow t_B = 244.14 \text{ }\mu\text{s}, B6 \dots B0 = 000000001 \rightarrow N_s = 1$

 $t_s = t_B \times N_s + 122.07 \text{ }\mu\text{s} = 244.14 \times 1 + 122.07 = 366.21 \text{ }\mu\text{s}$

 $f_s = 1/t_s = 2731$ SPS

The sample rate setting has a direct impact on the SPI data rate capability. For sample rates ≥546 SPS, the SPI SCLK can run at a rate up to 2.5 MHz. For sample rates <546 SPS, the SPI SCLK can run at a rate up to 1 MHz. The sample rate setting also affects power dissipation. When the sample rate is set to <546 SPS, power dissipation typically reduces by a factor of 68%. The two different modes of operation offer a systemlevel trade-off between performance (sample rate, serial transfer rate) and power dissipation.

Power Management

In addition to offering two different performance modes for power optimization, the [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) offers a programmable shutdown period that the SLP_CNT register controls.

For example, writing 0x08 to the SLP_CNT register places the [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) into sleep mode for 4 sec. The only way to stop this process is to remove power or reset the device.

Digital Filtering

The AVG_CNT register controls the moving average digital filter, which determines the size of the moving average filter in eight power-of-two step sizes (that is, $2^M = 1, 2, 4, 16, 32, 64, 128,$ and 256). Filter setup requires one simple step: write the appropriate M factor to the assigned bits in the AVG_CNT register. Note that the default settings for AVG_CNT and SMPL_PRD provide the best accuracy but require approximately 1.28 seconds to settle.

Table 26. AVG_CNT Bit Descriptions

The following equation offers a frequency response relationship for this filter:

Figure 28. Frequency Response—Moving Average Filter

Digital I/O Lines

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) provides two general-purpose, digital input/output lines that have several configuration options.

Table 27. Digital I/O Line Configuration Registers

Data-Ready I/O Indicator

The MSC_CTRL register provides controls for a data-ready function. For example, writing 0x05 to this register enables this function and establishes DIO2 as an active-low, data-ready line. The duty cycle is 25% (±10% tolerance).

Table 28. MSC_CTRL Bit Descriptions

Self-Test

The self-test function applies an electrostatic force to the MEMS structure, inside of the core sensor, which causes the structure to move in a manner that simulates its response to gravity or linear acceleration. This provides an observable response in the accelerometer outputs that can serve as a validation of functional operation throughout the entire signal chain. The MSC_CTRL register (Table 28) provides two different options for using this function: manual (user-command) and automatic (during start-up/reset recovery).

The manual self-test control is an on/off control for the electrostatic force. Set MSC_CTRL[8] = 1 to turn it on and set MSC_CTRL[8] = 0 to turn it off. For normal operation, this will be in the off state but this control bit provides an opportunity to activate it at any time, so that system processors can apply application-relevant pass/fail criteria to the responses. When $MSC_CTRL[10] = 1$, the automatic self-test process runs during the power-on process. This runs th[e ADIS16209 t](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf)hrough on/off states for the self-test, while observing the difference in accelerometer response. This process concludes with a comparison of the differential response in each accelerometer, with internal pass/fail limits and a report of the result to STATUS[5]. Once the [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) completes is its start-up process, STATUS is available for a SPI-driven read, using DIN = 0x3C00 as the SPI input command (STATUS at Address 0x3C).

Linear motion during the start-up process, VDD ramp rates/waveform and the tilt of the device can introduce uncertainty into the on/off levels and in some cases, cause a false failure report to STATUS[5] (result = 0x0020). While the selection of the pass/fail limits incorporates most conditions, false failures are still possible.

When presented with a self-test failure indication, where $STATUS \geq 0x0020$, use the following process to test for basic function. This process assumes a stable power supply voltage and zero motion.

- 1. Set AVG $CNT = 0x0000$ and SMPL $PRD = 0x0008$, to optimize the response times during the self-test transitions, while keeping the [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) in low power mode. In this configuration, the self-test response will be similar to a step response of a single-pole, low-pass filter that has a cutoff frequency of 50 Hz.
- 2. Read XACCL_OUT and YACCL_OUT.
- 3. Set MSC_CTRL $[8] = 1$.
- 4. Delay > 20 ms, which provides the 50 Hz filter (internal to [ADIS16209\)](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) with at least six time constants to settle.
- 5. Read XACCL_OUT and YACCL_OUT.
- 6. Calculate difference in measurements:
	- D-XACCL_OUT = XACCL_OUT (Step 6) − XACCL_OUT (Step 3)
	- D-YACCL_OUT = YACCL_OUT (Step 6) YACCL_OUT (Step 3)
- 7. Set $MSC_CTRL[8] = 0$.
- 8. Restore the SMPL_PRD and AVG_CNT registers to their operational values.
- 9. Determine normal operation by making sure that the D-XACCL_OUT and D-YACCL_OUT produced a change of at least 350 LSB.

The 350 LSB pass/fail limit is approximately one-half of the data sheet specification for the minimum response time and is well above the noise floor. Because the purpose of this function is to identify gross functional issues, such as a zero response, this is a safe approach, given a stable platform and supply. When experiencing modest motion, some of the parameters may need further consideration to account for application-specific conditions.

Data Sheet **ADIS16209**

General-Purpose I/O

The GPIO_CTRL register controls the direction and data of the general-purpose digital lines, DIO1 and DIO2. For example, writing a 0x02 to the GPIO_CTRL register sets DIO2 as an output line and DIO1 as an input line. Reading the data bits in GPIO_CTRL reveals the line logic level.

Table 29. GPIO_CTRL Bit Descriptions

Auxiliary DAC

The auxiliary DAC provides a 12-bit level adjustment function. The AUX_DAC register controls the operation of the auxiliary DAC function, which is useful for systems that require analog level controls. It offers a rail-to-rail buffered output that has a range of 0 V to 2.5 V. The DAC can drive its output to within 5 mV of the ground reference when it is not sinking current. As the output approaches ground, the linearity begins to degrade (100 LSB beginning point). As the sink current increases, the nonlinear range increases. The DAC output latch function, contained in the COMMAND register, provides continuous operation while writing to each byte of this register. The contents of this register are volatile, which means that the desired output level must be set after every reset and power cycle event.

Table 30. AUX_DAC Bit Descriptions

Global Commands

The COMMAND register provides initiation bits for several commands that simplify many common operations. Writing a 1 to the assigned COMMAND bit exercises its function. When triggering one of the operations in the COMMAND register, only write to the low byte of this register, then wait until the operation completes before attempting new communications requests on the SPI.

Table 31. COMMAND Bit Descriptions

Bit	$(Default = 0x0000)$ Description
15:8	Not used
	Software reset
6:5	Not used
4	Clear status register (reset all bits to 0)
3	Flash update; backs up all registers, see Table 8
$\overline{2}$	DAC data latch
	Factory calibration restore
ŋ	Autonull

The software reset command restarts the internal processor, which loads all registers with the contents in their flash memory locations.

The flash update copies the contents of all the flash backup registers into their assigned, nonvolatile flash memory locations. This process takes approximately 50 ms and requires a power supply that is within the specified operating range. After waiting the appropriate time for the flash update to complete, verify successful completion by reading the STATUS register (if successful, the flash update error is 0). If the flash update was not successful, reading this error bit accomplishes two things: it alerts the system processor to try again, and it clears the error flag, which is required for flash memory access.

The DAC data latch command loads the contents of AUX_DAC into the DAC latches. Because the AUX_DAC contents must be updated one byte at a time, this command ensures a stable DAC output voltage during updates.

The autonull command provides a simple method for removing offset from the sensor outputs by taking the contents of the output data registers and loading the equal but opposite number into the offset calibration registers.

To accomplish this, the autonull command executes the following operations:

- 1. Read the XACCL_OUT, YACCL_OUT, XINCL_OUT, YINCL_OUT, and ROT_OUT values.
- 2. Change the polarity of these measurements.
- 3. Write the results to the XACCL_NULL, YACCL_NULL, XINCL_NULL, YINCL_NULL, and ROT_NULL registers.
- 4. Perform a manual backup of all user registers, using the flash memory bank.

When using the horizontal incline angle measurements (XINCL_OUT and YINCL_OUT), the autonull helps remove bias errors in the accelerometers, as well as orientation error, with respect to the horizontal plane $(0 g)$. When using the vertical incline measurement (ROT_OUT), do not use the autonull function.

The accuracy of this operation depends on stable inertial conditions (zero acceleration or change in orientation, with respect to gravity) and optimal noise management during the measurement (see the [Digital Filtering](#page-16-6) section).

[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf) Data Sheet

The factory calibration restore command sets the offset null registers (XACCL_NULL, for example) back to their default values.

CALIBRATION REGISTERS

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) incorporates an extensive factory calibration and provides precision acceleration, incline, and rotational position data. For systems that require on-site calibration, user-programmable offset adjustment registers are available.

[Table 32](#page-19-2) provides the bit assignments for the following userprogrammable calibration registers: XACCL_NULL and YACCL_NULL[. Table 33](#page-19-3) provides the bit assignments for the following user-programmable calibration registers: XINCL_NULL, YINCL_NULL, and ROT_NULL.

Table 32. Acceleration Offset Register Bit Designations

Table 33. Incline/Rotation Offset Register Bit Designations

ALARM REGISTERS

The alarm function provides monitoring for two independent conditions. The ALM_CTRL register provides control inputs for data source, data filtering (prior to comparison), static/ dynamic, and output indicator configurations. The ALM_MAGx registers establish the trigger threshold and polarity configurations. The ALM_SMPLx registers provide the numbers of samples to use in the dynamic rate-of-change configuration. The rate-of-change calculation is

$$
Y_C = \frac{1}{N_{DS}} \sum_{n=1}^{N_{DS}} y(n+1) - y(n) \Rightarrow \text{Alarm} \Rightarrow \text{is } Y_C > \text{or} < M_C?
$$

where:

 N_{DS} is the number of samples in ALM_SMPLx.

 $y(n)$ is the sampled output data.

 M_C is the magnitude for comparison in ALM_MAGx. $>$ or $<$ is determined by the MSB in ALM_MAGx.

Table 35. ALM_SMPL1/ALM_SMPL2 Bit Designations

Table 36. ALM_CTRL Bit Descriptions

¹ Incline and vertical angles always use filtered data in this comparison.

Status

The STATUS register provides a series of error flags that provide indicator functions for common system-level issues. After reading the contents of this register, set COMMAND[4] = 1 ($DIN = 0xBE10$) to reset all of its flags to zero.

Table 37. STATUS Bit Descriptions

APPLICATIONS INFORMATION **POWER SUPPLY CONSIDERATIONS**

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) is a precision sensing system that uses an embedded processor for critical interface and signal processing functions. Supporting this processor requires a low impedance power supply, which can manage transient current demands that happen during normal operation, as well as during the start-up process. Transient current demands start when the voltage on the VDD pin reaches ~2.1 V. Therefore, it is important for the voltage on the VDD pin to reach 3 V as quickly as possible. Linear VDD ramp profiles that reach 3 V in 100 µs provide reliable results when used in conjunction with design practices that support low dynamic source impedance. Th[e ADP1712](http://www.analog.com/ADP1712?doc=ADIS16209.pdf) is a linear regulator that can support the recommended ramp profile. See the [ADIS1620x/21x/22x Power Regulator Suggestion](https://ez.analog.com/mems/w/documents/4398/faq-adis1620x-21x-22x-power-regulator-suggestion?doc=adis16209.pdf) page for a reference design for using this regulator with th[e ADIS16209.](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf)

Power-On-Reset Function

The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) has a power-on-reset (POR) function that triggers a reset if the voltage on the VDD pin fails to transition between 2.35 V and 2.7 V within 128 ms.

Transient Current from VDD Ramp Rate

Because th[e ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) contains 2 μF of decoupling capacitance on VDD and some systems may use additional filtering capacitance, the VDD ramp rate will have a direct impact on initial transient current requirements. Use this formula to estimate the transient current, associated with a particular capacitance (C) and VDD ramp rate (dV/dt).

$$
i(t) = C \, \frac{dV}{dt}
$$

For example, if VDD transitions from 0 V to $+3.3$ V in 33 μ s, dV/dt is equal to 100000V/S (3.3 V/33 µs). When charging the internal 2 µF capacitor (no external capacitance), the charging current for this ramps rate is 200 mA, during the 33 µs ramp time. This relationship provides a tool for evaluating the initial charging currents against the current limit thresholds of system power supplies, which can cause power supply interruptions and the appearance of failed start-ups. This may also be important for maintaining surge current ratings of any series elements as well

Filter Settling

The SMPL_PRD and AVG_CNT settings have a direct impact on the filter settling during turn-on. For example, when using the default settings for these filters, the SUPPLY_OUT register takes approximately 1.28 seconds to settle. During this time, the SUPPLY OUT register experiences a linear rise (assuming that VDD is stable and greater than 3.0 V) and the low-voltage flag (STATUS[0]) is low. When the SUPPLY_OUT register reaches a value that exceeds 2.975 V, the STATUS[0] flag automatically lowers.

ASSEMBLY

When developing a process flow for installin[g ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) devices on PCBs, see the JEDEC standard document J-STD-020C for reflow temperature profile and processing information. The [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) can use the Sn-Pb eutectic process and the Pbfree eutectic process from this standard, with one exception: the peak temperature exposure is 240°C. For a more complete list of assembly process suggestion, see the [ADIS162xx LGA Assembly](https://ez.analog.com/docs/DOC-11854?doc=ADIS16209.pdf) [Guidelines](https://ez.analog.com/docs/DOC-11854?doc=ADIS16209.pdf) page at the Engineer Zone/MEMS Community website. [Figure 29](#page-21-3) provides an example pad layout for the location of the [ADIS16209](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf) on a printed circuit board (PCB).

Figure 29. Example Pad Layout

INTERFACE BOARD

The [ADIS16209/PCBZ](http://www.analog.com/EVAL-ADIS16209?doc=ADIS16209.pdf) provides the [ADIS16209](http://www.analog.com/ADIS16209?doc=ADIS16209.pdf) function on a 1.2 inch \times 1.3 inch PCB, which simplifies the connection to an existing processor system. The four mounting holes accommodate either M2 (2 mm) or Type 2-56 machine screws. These boards are made of IS410 material and are 0.063 inches thick. The second level assembly uses a SAC305-compatible solder composition (Pb-free), which has a presolder reflow thickness of approximately 0.005 inches. The pad pattern on th[e ADIS16209/PCBZ](http://www.analog.com/EVAL-ADIS16209?doc=ADIS16209.pdf) matches that shown in [Figure 31.](#page-22-2) J1 and J2 are dual-row, 2 mm (pitch) connectors that work with a number of ribbon cable systems, including 3M Part Number 152212-0100-GB (ribbon-crimp connector) and 3M Part Number 3625/12 (ribbon cable).

J1/J2 PIN NUMBERS

Figure 30. Electrical Schematic

X-RAY SENSITIVITY

Exposure to high dose rate X-rays, such as those in production systems that inspect solder joints in electronic assemblies, may affect accelerometer bias errors. For optimal performance, avoid exposing th[e ADIS16209 t](https://www.analog.com/ADIS16209?doc=ADIS16209.pdf)o this type of inspection.

Data Sheet **[ADIS16209](https://www.analog.com/adis16209?doc=adis16209.pdf)**

OUTLINE DIMENSIONS

Figure 32. 16-Terminal Stacked Land Grid Array [LGA] (CC-16-2) Dimensions shown in millimeters

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

©2008–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07096-0-3/19(H)

www.analog.com

121409-C

Rev. H | Page 24 of 24