

**SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
OCTAL BUS TRANSCEIVERS**

SDS189 - APRIL 1979 - REVISED MARCH 1988

- **SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA**
- **Bi-directional Bus Transceivers in High-Density 20-Pin Packages**
- **Hysteresis at Bus Inputs Improves Noise Margins**
- **Choice of True or Inverting Logic**
- **Choice of 3-State or Open-Collector Outputs**

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True


#### description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so the buses are effectively isolated.


The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**SN54LS' . . . J PACKAGE  
SN74LS' . . . DW OR N PACKAGE  
(TOP VIEW)**



**SN54LS' . . . FK PACKAGE  
(TOP VIEW)**



FUNCTION TABLE



CONTROL INPUTS	OPERATION		
	'LS640 'LS642	'LS641 'LS645	'LS644
L L	B data to A bus	B data to A bus	B data to A bus
L H	A data to B bus	A data to B bus	$\bar{A}$ data to B bus
H X	Isolation	Isolation	Isolation

H = high level, L = low level, X = irrelevant

**SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
OCTAL BUS TRANSCEIVRS**

SDLS189 – APRIL 1979 – REVISED MARCH 1988

**logic symbols<sup>†</sup>**








<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, and N packages.

**SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
OCTAL BUS TRANSCEIVERS**

SDS189 - APRIL 1979 - REVISED MARCH 1988

**logic diagrams (positive logic)**



# **SN54LS640, SN54LS645 SN74LS640, SN74LS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SDLS189 – APRIL 1979 – REVISED MARCH 1988

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

PARAMETER	SN54LS640 SN54LS645			SN74LS640 SN74LS645			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub> High-level input voltage		2		2			V
V <sub>IL</sub> Low-level input voltage			0.5			0.6	V
I <sub>OH</sub> High-level output current			-12			-15	mA
I <sub>OL</sub> Low-level output current			12			24	mA
						48 <sup>†</sup>	
T <sub>A</sub> Operating free-air temperature	-55	125	0	0	70	70	°C

<sup>†</sup>The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN54LS640 SN54LS645			SN74LS640 SN74LS645			UNIT
		MIN	TYP§	MAX	MIN	TYP§	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = MIN,	A or B input	0.1	0.4	0.2	0.4		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	I <sub>OH</sub> = -3 mA	2.4	3.4	2.4	3.4		
		I <sub>OH</sub> = MAX	2		2			
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4		V
		I <sub>OL</sub> = 24 mA			0.35	0.5		
		I <sub>OL</sub> = 48 mA <sup>#</sup>			0.4	0.5		
I <sub>OZH</sub>	V <sub>CC</sub> = MAX, G at 2 V,	V <sub>O</sub> = 2.7 V		20		20		μA
I <sub>OZL</sub>	V <sub>CC</sub> = MAX, G at 2 V,	V <sub>O</sub> = 0.4 V		-0.4		-0.4		mA
I <sub>I</sub>	A or B	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V		0.1		0.1	mA
	DIR or G		V <sub>I</sub> = 7 V		0.1		0.1	
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.7 V			20		20		μA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.4 V			-0.4		-0.4		mA
I <sub>OS</sub> ¶	V <sub>CC</sub> = MAX		-40	-225	-40	-225		mA
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = MAX, Outputs open			48	70	48	70
	Outputs low				62	90	62	90
	Outputs at Hi-Z				64	95	64	95

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**1** Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

#The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.


SN54LS640, SN54LS645  
SN74LS640, SN74LS645  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS  
SDS189 - APRIL 1979 - REVISED MARCH 1988

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS640, 'LS640-1			'LS645, 'LS645-1			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	A	B	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	6	10	15	8	15	ns	
	B	A		6	10	15	8	15	ns	
$t_{PHL}$	A	B		8	15	15	11	15	ns	
	B	A		8	15	15	11	15	ns	
$t_{PZL}$	NOT	A		31	40	40	31	40	ns	
	NOT	B		31	40	40	31	40	ns	
$t_{PZH}$	NOT	A		23	40	40	26	40	ns	
	NOT	B		23	40	40	26	40	ns	
$t_{PLZ}$	NOT	A	$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	15	25	25	15	25	ns	
	NOT	B		15	25	25	15	25	ns	
$t_{PHZ}$	NOT	A		15	25	25	15	25	ns	
	NOT	B		15	25	25	15	25	ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs



**SN54LS640, SN54LS645  
SN74LS640, SN74LS645  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988

**TYPICAL CHARACTERISTICS**




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4

# **SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS**

SDLS189 – APRIL 1979 – REVISED MARCH 1988

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) .....	7 V
Input voltage: All inputs and I/O ports .....	7 V
Operating free-air temperature range: SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 .....	-55°C to 125°C
Storage temperature range .....	0°C to 70°C
	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### **recommended operating conditions**

PARAMETER	SN54LS641			SN74LS641			UNIT	
	SN54LS642			SN74LS642				
	SN54LS644			SN74LS644				
	MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
V <sub>IH</sub> High-level input voltage		2			2		V	
V <sub>IL</sub> Low-level input voltage			0.5			0.6	V	
V <sub>OH</sub> High-level output voltage			5.5			5.5	V	
I <sub>OL</sub> Low-level output current			12		24		mA	
						48§		
T <sub>A</sub> Operating free-air temperature	-55		125	0		70	°C	

**§**The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS641			SN74LS641			UNIT	
		SN54LS642 SN74LS642 SN54LS644 SN74LS644			MIN TYP‡ MAX				
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V	
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = MIN, A or B input	0.1		0.4	0.2		0.4	V	
I <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IIL</sub> = MAX, V <sub>OH</sub> = 5.5 V			0.1			0.1	mA	
V <sub>OOL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IIL</sub> = MAX	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
		I <sub>OL</sub> = 24 mA			0.35		0.5	V	
		I <sub>OL</sub> = 48 mA§			0.4		0.5		
I <sub>I</sub>	A or B	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V		0.1		0.1	mA	
	DIR or G		V <sub>I</sub> = 7 V		0.1		0.1		
I <sub>IH</sub>	V <sub>CC</sub> = MAX,		V <sub>I</sub> = 2.7 V		20		20	µA	
I <sub>IIL</sub>	V <sub>CC</sub> = MAX,		V <sub>I</sub> = 0.4 V		-0.4		-0.4	mA	
I <sub>ICC</sub>	Outputs high	V <sub>CC</sub> = MAX,			48		70	48	
	Outputs low				62		90	70	
	Outputs at Hi-Z				64		95	62	

<sup>t</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>8</sup>The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

**SN54LS641, SN54LS642, SN54LS644  
SN74LS641, SN74LS642, SN74LS644  
OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988


switching characteristics at  $V_{CC} = 5\text{ V}$ ,  $TA = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			'LS641, 'LS641-1			'LS642, 'LS642-1			'LS644, 'LS644-1			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ propagation delay time, low-to-high-level output	A	B				17	25		19	25		17	25		ns
$t_{PHL}$ propagation delay time, high-to-low-level output	B	A				17	25		19	25		19	25		ns
$t_{PLH}$ propagation delay time, from low level	A	B	$C_L = 45\text{ pF}$ ,			16	25		14	25		14	25		ns
$t_{PHL}$ propagation delay time, from high level	B	A		$R_L = 667\text{ }\Omega$ ,		16	25		14	25		16	25		ns
Output disable time	$\bar{G}, \text{DIR}$	A				23	40		26	40		26	40		ns
$t_{PLH}$ output enable time from low level	$\bar{G}, \text{DIR}$	B				25	40		28	40		25	40		ns
$t_{PHL}$ output enable time from high level	$\bar{G}, \text{DIR}$	A				34	50		43	60		43	60		ns
	$\bar{G}, \text{DIR}$	B				37	50		39	60		37	50		ns


NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs

EQUIVALENT OF EACH INPUT



TYPICAL OF OUTPUTS



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Products ▾

Development Tools ▾

Applications ▾

Search ▾

Advanced Search  TI Home  TI&ME  Employment

Tech Support  Comments  Site Map  TI Global

>> [Semiconductor Home](#) > [Products](#) > [Digital Logic](#) > [Transceivers](#) > [Standard Transceivers](#) >

## SN54LS640, OCTAL BUS TRANSCEIVERS

Device Status: Active

- > [Description](#)
- > [Features](#)
- > [Datasheets](#)
- > [Pricing/Samples/Availability](#)
- > [Application Notes](#)
- > [Related Documents](#)

Parameter Name	SN54LS640
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
No. of Outputs	8
Logic	Inv

### Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>1</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum I<sub>OL</sub> is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

### Features

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## Datasheets

Full datasheet in Acrobat PDF: [sdls189.pdf](#) (336 KB)

Full datasheet in Zipped PostScript: [sdls189.psz](#) (626 KB)

## Pricing/Samples/Availability

<u>Orderable Device</u>	<u>Package</u>	<u>Pins</u>	<u>Temp (°C)</u>	<u>Status</u>	<u>Price/unit USD (100-999)</u>	<u>Pack Qty</u>	<u>DSCC Number</u>	<u>Availability / Samples</u>
SN54LS640J	J	20	-55 TO 125	ACTIVE	4.33	1		<a href="#">Check stock or order</a>
SNJ54LS640FK	FK	20	-55 TO 125	ACTIVE	10.02	1	84161012A	<a href="#">Check stock or order</a>
SNJ54LS640J	J	20	-55 TO 125	ACTIVE	5.09	1	8416101RA	<a href="#">Check stock or order</a>
SNJ54LS640W	W	20	-55 TO 125	ACTIVE	12.78	1	8416101SA	<a href="#">Check stock or order</a>

## Application Reports

View Application Reports for Digital Logic

- DESIGNING WITH LOGIC (SDYA009C - Updated: 06/01/1997)
- DESIGNING WITH THE SN54/74LS123 (SDLA006A - Updated: 03/01/1997)
- INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS (SDYA010 - Updated: 02/05/1999)
- LIVE INSERTION (SDYA012 - Updated: 02/05/1999)
- LOGIC SOLUTIONS FOR IEEE STD 1284 (SCEA013 - Updated: 06/27/1999)
- LVT-TO-LVTH CONVERSION (SCEA010 - Updated: 02/05/1999)

## Related Documents

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB - Updated: 05/06/1999)
- LOGIC SELECTION GUIDE SECOND HALF 2000 (SDYU001N, 5035 KB - Updated: 04/17/2000)
- MORE POWER IN LESS SPACE - TECHNICAL ARTICLE (SCAU001A, 850 KB - Updated: 03/01/1996)

**Table Data Updated on: 8/8/2000**

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. [Trademarks](#) | [Privacy Policy](#)

