- SN74LS64X-1 Versions Rated at I<sub>OL</sub> of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True

SN54LS' J PACKAGE SN74LS' DW OR N PACKAGE (TOP VIEW)

	$\sim$		$\mu \cdot \iota$
A1[	2	19	⊒G
A2[	3	18	<b>B</b> 1
A3[	4	17	<b>B</b> 2
A4[	5	16	ВЗ
A5	6	15	<b>B</b> 4
A6[	7	14	<b>B</b> 5
A7[	8	13	]В6
A8[	9	12	<b>B</b> 7
	10	11	🛛 в8
	_		,

SN54LS' . . . FK PACKAGE (TOP VIEW)



#### FUNCTION TABLE

CONTROL OPERATION						
INPUTS		'LS640	'LS641	0.0044		
G	DIR	'LS642	'LS645	LS644		
L	L	B data to A bus	B data to A bus	B data to A bus		
L	н	A data to B bus	A data to B bus	Ā data to B bus		
н	х	Isolation	Isolation	Isolation		

H = high level, L= low level, X = irrelevant

#### description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ( $\overline{G}$ ) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645 SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645 **OCTAL BUS TRANSCEIVRS**

SDLS189 – APRIL 1979 – REVISED MARCH 1988

logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.



# SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645 SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645 **OCTAL BUS TRANSCEIVRS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988

#### logic diagrams (positive logic)









TO SEVEN OTHER TRANSCEIVERS



TO SEVEN OTHER TRANSCEIVERS





# SN54LS640, SN54LS645 SN74LS640, SN74LS645 OCTAL BUS TRANSCEIVRS WITH 3-STATE OUTPUTS

SDLS189 – APRIL 1979 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: All inputs	7 V
I/O ports	5 V
Operating free-air temperature range: SN54LS640, SN54LS645 55°C to 125	5°C
SN74LS640, SN74LS645	)°C
Storage temperature range65°C to 150	2°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	PARAMETER	SN54LS640 SN54LS645			SI Si	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ViH	High-lvel input voltage	2			2			V
VIL	Low-level input voltage			0.5			0.6	V
Іон	High-level output current			12			- 15	mA
	Low-level output current			12			24	
	•						48†	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

<sup>†</sup>The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS <sup>‡</sup>		SN54LS640 SN54LS645		LS640 SN74LS LS645 SN74LS		N74LS6 N74LS6	540 545	UNIT	
					MIN	ТҮР§	MAX	MIN	ТҮР§	MAX	
VIK		V <sub>CC</sub> = MIN,	l <sub>1</sub> = - 18 mA				- 1.5			- 1.5	V
Hyste (V <sub>T+</sub> –	resis VT_)	V <sub>CC</sub> = MIN,		A or B input	0.1	0.4		0.2	0.4		v
Vou		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOH = - 3 mA	2.4	3.4		2.4	3.4		
		VIL = MAX		I <sub>OH</sub> = MAX	2			2			1
		$V_{CC} = MIN$	$V_{111} = 2 V$	1 <sub>0L</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL		$V_{11} = MAX$	·1A - ·,	IOL = 24 mA					0.35	0.5	] v
				IOL = 48 mA #					0.4	0.5	1
lozh		V <sub>CC</sub> = MAX,	Ĝat2V,	V <sub>O</sub> = 2.7 V			20			20	μA
IOZL		V <sub>CC</sub> = MAX,	Ğat2V,	V <sub>O</sub> = 0.4 V			- 0.4			- 0.4	mA
h	A or B	Vcc = MAX		V <sub>1</sub> ≈ 5.5 V			0.1			0.1	
	DIR or G	• • • • • • • • • • • • • • • • • • • •		V <sub>1</sub> = 7 V			0.1			0.1	
ін		V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2.7 V				20			20	μA
կլ		V <sub>CC</sub> = MAX,	V <sub>IL</sub> = 0.4 V				- 0.4			- 0.4	mA
los¶		V <sub>CC</sub> = MAX		_	- 40		- 225	- 40		- 225	mA
	Outputs high					48	70		48	70	
l lcc	Outputs low	V <sub>CC</sub> = MAX,	Outputs open			62	90		62	90	] mA
	Outputs at Hi-Z					64	95		64	95	]

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>§</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_{A} = 25 °C$ .

<sup>¶</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. <sup>#</sup>The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.



# SN54LS640, SN54LS645 SN74LS640, SN74LS645 OCTAL BUS TRANSCEIVRS WITH 3-STATE OUTPUTS SDLS189 – APRIL 1979 – REVISED MARCH 1988

	DADAMETED	FROM	то	TEST	'LS64	0, 'LS6	640-1	'LS64	5, 'LS6	45-1	LIBUT
	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
+	Propagation delay time,	А	В			6	10		8	15	
PLH	low-to-high-level output	В	A			6	10		8	15	ns
1011	Propagation delay time,	А	В	$C_{1} = 45 \text{ pc}$		8	15		11	15	
PHL	high-to-low-level output	В	A	$C_{L} = 45 \text{ pr},$		8	15		11	15	ns
ton	Output enable time to	G	A	$H_{L} = 007 \Omega_{c}$		31	40		31	40	
PZL	low level	Ğ	В	See Note 2		31	40		31	40	ns
	Output enable time to	G	А			23	40		26	40	
<sup>i</sup> PZH	high level	G	В			23	40		26	40	i ns
	Output disable time	Ğ	А	0 5 - 5		15	25		15	25	
PLZ	from low level	G	В	$C_{L} = 5 \text{ pr},$		15	25		15	25	ns
	Output disable time	G	А	$\mathbf{H} = \mathbf{D} \mathbf{D} / \mathbf{U},$		15	25		15	25	
PHZ	from high level	G	В	See Note 2		15	25		15	25	1 ns

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25 °C$

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





#### SN54LS640, SN54LS645 SN74LS640, SN74LS645 OCTAL BUS TRANSCEIVRS WITH 3-STATE OUTPUTS SDLS189 - APRIL 1979 - REVISED MARCH 1988

**TYPICAL CHARACTERISTICS** 





# SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 **OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: All inputs and I/O por	ts	
Operating free-air temperature range:	SN54LS641, SN54LS642, SN54LS644	– 55° C to 125° C
	SN74LS641, SN74LS642, SN74LS644	0° C to 70° C
Storage temperature range	• • • • • • • • • • • • • • • • • • • •	– 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	PARAMETER		N54LS6	541 542	S S	UNIT		
1		S	N54LS6	644	S	N74LS	644	
L		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2		* * **	2			V
VIL	Low-level input voltage			0.5			0.6	V
∨он	High-level output voltage			5.5			5.5	V
	ow-level output current			12			24	
							<b>48</b> §	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CON	NDITIONST	SN54LS641     SN74LS641       SN54LS642     SN74LS642       SN54LS644     SN74LS644		i41 i42 i44	UNIT			
					TYP‡	MAX	MIN	TYP‡	MAX	
VIK	·····	$v_{CC} = WIN,$	I <sub>I</sub> = – 18 mA			- 1.5			- 1.5	V
Hysteresis (V <sub>T+</sub> – V <sub>T</sub> –)		V <sub>CC</sub> = MIN,	A or B input	0.1	0.4		0.2	0.4		v
юн		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			0.1			0.1	mA
		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
Vol		V <sub>IH</sub> = 2 V,	IOL = 24 mA					0.35	0.5	v
		VIL = MAX	IOL = 48 mA§					0.4	0.5	
1	A or B	$V_{00} = M \Delta X$	VI = 5.5 V			0.1			0.1	
·1	DIR or G		V <sub>1</sub> = 7 V		0.1				0.1	mA
Чн		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20			20	μΑ
ЧЦ		V <sub>CC</sub> = MAX,	VI = 0.4 V			- 0.4			- 0.4	mA
	Outputs high				48	70		48	70	
Icc	Outputs low	V <sub>CC</sub> = MAX,	Outputs open		62	90		62	90	mA
	Outputs at Hi-Z	]			64	95		64	95	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. §The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.



## SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS

SDLS189 - APRIL 1979 - REVISED MARCH 1988





switching characteristics at VCC = 5 V,  $TA = 25^{\circ}C$ 

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

V Texas Instruments	THE WORLD	LEADER I	N DSP AND	ANALOG
Products	Development Tools		Applications	▼
Search	Advanced Search Took Support	🖬 Ti Home	TI&ME	Employment The Clobal

>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > <u>Transceivers</u> > <u>Standard Transceivers</u> >

## SN54LS640, OCTAL BUS TRANSCEIVERS

**Device Status: Active** 

- > Description
- Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- Related Documents

Parameter Name	SN54LS640
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
No. of Outputs	8
Logic	Inv

## Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G\) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to

48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70° C.

#### Features

- SN74LS64X-1 Versions Rated at I<sub>OL</sub> of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

# Datasheets

Full datasheet in Acrobat PDF: <u>sdls189.pdf</u> (336 KB) Full datasheet in Zipped PostScript: <u>sdls189.psz</u> (626 KB)

# **Pricing/Samples/Availability**

Orderable Device	<u>Package</u>	<u>Pins</u>	<u>Temp</u> (°C)	<u>Status</u>	<u>Price/unit</u> <u>USD (100-</u> <u>999)</u>	Pack Qty	<u>DSCC</u> <u>Number</u>	<u>Availability /</u> <u>Samples</u>
SN54LS640J	ī	20	-55 TO 125	ACTIVE	4.33	1		Check stock or order
SNJ54LS640FK	<u>FK</u>	20	-55 TO 125	ACTIVE	10.02	1	84161012A	Check stock or order
SNJ54LS640J	ī	20	-55 TO 125	ACTIVE	5.09	1	8416101RA	Check stock or order
SNJ54LS640W	W	20	-55 TO 125	ACTIVE	12.78	1	8416101SA	Check stock or order

# **Application Reports**

View Application Reports for Digital Logic

- DESIGNING WITH LOGIC (SDYA009C Updated: 06/01/1997)
- DESIGNING WITH THE SN54/74LS123 (SDLA006A Updated: 03/01/1997)
- <u>INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS</u> (SDYA010 Updated: 02/05/1999)
- <u>LIVE INSERTION</u> (SDYA012 Updated: 02/05/1999)
- LOGIC SOLUTIONS FOR IEEE STD 1284 (SCEA013 Updated: 06/27/1999)
- <u>LVT-TO-LVTH CONVERSION</u> (SCEA010 Updated: 02/05/1999)

# **Related Documents**

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB Updated: 05/06/1999)
- LOGIC SELECTION GUIDE SECOND HALF 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 03/01/1996)

3 of 3

# Table Data Updated on: 8/8/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

