


30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

FEATURES

- 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock
- Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224
- Chipset (Serializer/Deserializer) Power Consumption <450 mW (Typ) at 66 MHz
- Synchronization Mode for Faster Lock
- Lock Indicator
- No External Components Required for PLL
- Low-Cost 28-Pin SSOP Package
- Industrial Temperature Qualified, $T_A = -40^{\circ}\text{C}$ to 85°C
- Programmable Edge Trigger on Clock
- Flow-Through Pinout for Easy PCB Layout



DESCRIPTION

The SN65LV1023 serializer and SN65LV1224 deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 30 MHz to 66 MHz. Including overhead, this translates into a serial data rate between 360-Mbps and 792-Mbps payload encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.

The SN65LV1023 and SN65LV1224 are characterized for operation over ambient air temperature of -40°C to 85°C .

ORDERING INFORMATION

| DEVICE | PART NUMBER ⁽¹⁾ |
|--------------|----------------------------|
| Serializer | SN65LV1023DB |
| Deserializer | SN65LV1224DB |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAMS



FUNCTIONAL DESCRIPTION

The SN65LV1023 and SN65LV1224 are a 10-bit serializer/deserializer chipset designed to transmit data over differential backplanes or unshielded twisted pair (UTP) at clock speeds from 30 MHz to 66 MHz. The chipset has five states of operation: initialization mode, synchronization mode, data transmission mode, power-down mode, and high-impedance mode. The following sections describe each state of operation.

INITIALIZATION MODE

Initialization of both devices must occur before data transmission can commence. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks.

When V_{CC} is applied to the serializer and/or deserializer, the respective outputs enter the high-impedance state, while on-chip power-on circuitry disables internal circuitry. When V_{CC} reaches 2.45 V, the PLL in each device begins locking to a local clock. For the serializer, the local clock is the transmit clock (TCLK) provided by an external source. For the deserializer, a local clock must be applied to the REFCLK pin. The serializer outputs remain in the high-impedance state, while the PLL locks to the TCLK.

SYNCHRONIZATION MODE

The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways:

- **Rapid Synchronization:** The serializer has the capability to send specific SYNC patterns consisting of six ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid SYNC1 or SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.

When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock information. The deserializer $\overline{\text{LOCK}}$ output remains high while its PLL locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the LVDS data, the $\overline{\text{LOCK}}$ output goes low. When $\overline{\text{LOCK}}$ is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the deserializer $\overline{\text{LOCK}}$ output directly to SYNC1 or SYNC2.

- **Random-Lock Synchronization:** The deserializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the SN65LV1224 to operate in open-loop applications. Equally important is the deserializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the REFCLK when the deserializer powers up.

The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock—falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT); see [Figure 1](#) for RMT examples. This occurs when more than one low-high transition takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the $\overline{\text{LOCK}}$ output from becoming active until the potential false lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock until it finds a unique four consecutive cycles of data boundary (stop/start bits) at the same position.

The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive cycles. Then the deserializer goes out of lock and hunts for the new data boundary (stop/start bits). In the event of loss of synchronization, the $\overline{\text{LOCK}}$ pin output goes high and the outputs (including RCLK) enter a high-impedance state. The user's system should monitor the $\overline{\text{LOCK}}$ pin in order to detect a loss of synchronization. Upon detection of loss of lock, sending sync patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted.




D_{IN0} Held Low and D_{IN1} Held HighD_{IN4} Held Low and D_{IN5} Held HighD_{IN8} Held Low and D_{IN9} Held High

Figure 1. RMT Pattern Examples

DATA TRANSMISSION MODE

After initialization and synchronization, the serializer accepts parallel data from inputs D_{IN0}-D_{IN9}. The serializer uses the TCLK input to latch the incoming data. The TCLK_R/ \bar{F} pin selects which edge the serializer uses to strobe incoming data. If either of the SYNC inputs is high for 6 TCLK cycles, the data at D_{IN0}-D_{IN9} is ignored regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.

After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO \pm) at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is $66 \times 12 = 792$ Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the useful data rate is $66 \times 10 = 660$ Mbps. The data source, which provides TCLK, must be in the range of 30 MHz to 66 MHz.

The serializer outputs (DO \pm) can drive point-to-point connections or limited multipoint or multidrop backplanes. The outputs transmit data when the enable pin (DEN) is high, PWRDN = high, and SYNC1 and SYNC2 are low. When DEN is driven low, the serializer output pins enter the high-impedance state.

Once the deserializer has synchronized to the serializer, the $\overline{\text{LOCK}}$ pin transitions low. The deserializer locks to the embedded clock and uses it to recover the serialized data. R_{OUT} data is valid when $\overline{\text{LOCK}}$ is low, otherwise $R_{\text{OUT}0}\text{-}R_{\text{OUT}9}$ is invalid. The $R_{\text{OUT}0}\text{-}R_{\text{OUT}9}$ data is strobed out by RCLK. The specific RCLK edge polarity to be used is selected by the RCLK_R/F input. The $R_{\text{OUT}0}\text{-}R_{\text{OUT}9}$, $\overline{\text{LOCK}}$ and RCLK outputs can drive a maximum of three CMOS input gates (15-pF load, total for all three) with a 66-MHz clock.

POWER DOWN

When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down state, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive $\overline{\text{PWRDN}}$ and REN low. The serializer enters power down when you drive $\overline{\text{PWRDN}}$ low. In power down, the PLL stops and the outputs enter a high-impedance state, which disables load current and reduces supply current to the milliampere range. To exit power down, you must drive the $\overline{\text{PWRDN}}$ pin high.

Before valid data exchanges between the serializer and deserializer can resume, you must reinitialize and resynchronize the devices to each other. Initialization of the serializer takes 1026 TCLK cycles. The deserializer initialize and drives $\overline{\text{LOCK}}$ high until lock to the LVDS clock occurs.

HIGH-IMPEDANCE MODE

The serializer enters the high-impedance mode when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into a high-impedance state. When you drive DEN high, the serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, $\overline{\text{PWRDN}}$, TCLK_R/F). When the REN pin is driven low, the deserializer enters high-impedance mode. Consequently, the receiver output pins ($R_{\text{OUT}0}\text{-}R_{\text{OUT}9}$) and RCLK are placed into the high-impedance state. The $\overline{\text{LOCK}}$ output remains active, reflecting the state of the PLL.

Deserializer Truth Table

| INPUTS | | OUTPUTS | | |
|---------------------------|-----|-----------------------------|--------------------------------|---------------------|
| $\overline{\text{PWRDN}}$ | REN | $R_{\text{OUT}}[0:9]^{(1)}$ | $\overline{\text{LOCK}}^{(2)}$ | RCLK ⁽³⁾ |
| H | H | Z | H | Z |
| H | H | Active | L | Active |
| L | X | Z | Z | Z |
| H | L | Z | Active | Z |

- (1) RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to R_{OUT} is determined by RCLK_R/F.
- (2) $\overline{\text{LOCK}}$ output reflects the state of the deserializer with regard to the selected data stream.
- (3) R_{OUT} and RCLK are 3-stated when $\overline{\text{LOCK}}$ is asserted high.

Terminal Functions

| PIN | NAME | DESCRIPTION |
|---------------------|--------------------------------------|--|
| SERIALIZER | | |
| 18, 20, 23, 25 | AGND | Analog circuit ground (PLL and analog circuits) |
| 17, 26 | AV _{CC} | Analog circuit power supply (PLL and analog circuits) |
| 19 | DEN | LVTTTL logic input. Low puts the LVDS serial output into the high-impedance state. High enables serial data output. |
| 15, 16 | DGND | Digital circuit ground |
| 3-12 | D _{IN0} – D _{IN9} | Parallel LVTTTL data inputs |
| 21 | D _{O-} | Inverting LVDS differential output |
| 22 | D _{O+} | Noninverting LVDS differential output |
| 27, 28 | DV _{CC} | Digital circuit power supply |
| 24 | $\overline{\text{PWRDN}}$ | LVTTTL logic input. Asserting this pin low turns off the PLL and places the outputs into the high-impedance state, putting the device into a low-power mode. |
| 1, 2 | SYNC1, SYNC2 | LVTTTL logic inputs SYNC1 and SYNC2 are ORed together. When at least one of the two pins is asserted high for 6 cycles of TCLK, the serializer initiates transmission of a minimum 1026 SYNC patterns. If after completion of the transmission of 1026 patterns SYNC continues to be asserted, then the transmission continues until SYNC is driven low and if the time SYNC holds > 6 cycles, another 1026 SYNC pattern transmission initiates. |
| 13 | TCLK_R/ $\overline{\text{F}}$ | LVTTTL logic input. Low selects a TCLK falling-edge data strobe; high selects a TCLK rising-edge data strobe. |
| 14 | TCLK | LVTTTL-level reference clock input. The SN65LV1023 accepts a 30-MHz to 66-MHz clock. TCLK strobes parallel data into the input latch and provides a reference frequency to the PLL. |
| DESERIALIZER | | |
| 1, 12, 13 | AGND | Analog circuit ground (PLL and analog circuits) |
| 4, 11 | AV _{CC} | Analog circuit power supply (PLL and analog circuits) |
| 14, 20, 22 | DGND | Digital circuit ground |
| 21, 23 | DV _{CC} | Digital circuit power supply |
| 10 | $\overline{\text{LOCK}}$ | LVTTTL level output. $\overline{\text{LOCK}}$ goes low when the deserializer PLL locks onto the embedded clock edge. |
| 7 | $\overline{\text{PWRDN}}$ | LVTTTL logic input. Asserting this pin low turns off the PLL and places outputs into a high-impedance state, putting the device into a low-power mode. |
| 2 | RCLK_R/ $\overline{\text{F}}$ | LVTTTL logic input. Low selects an RCLK falling-edge data strobe; high selects an RCLK rising-edge data strobe. |
| 9 | RCLK | LVTTTL level output recovered clock. Use RCLK to strobe R _{OUTx} . |
| 3 | REFCLK | LVTTTL logic input. Use this pin to supply a REFCLK signal for the internal PLL frequency. |
| 8 | REN | LVTTTL logic input. Low places R _{OUT0} -R _{OUT9} and RCLK in the high-impedance state. |
| 5 | R _{I+} | Serial data input. Noninverting LVDS differential input |
| 6 | R _{I-} | Serial data input. Inverting LVDS differential input |
| 15-19, 24-28 | R _{OUT0} -R _{OUT9} | Parallel LVTTTL data outputs |

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | UNIT |
|--|-----|-------------------------------------|
| V _{CC} to GND | | –0.3 V to 4 V |
| LVTTTL input voltage | | –0.3 V to (V _{CC} + 0.3 V) |
| LVTTTL output voltage | | –0.3 V to (V _{CC} + 0.3 V) |
| LVDS receiver input voltage | | –0.3 V to 3.9 V |
| LVDS driver output voltage | | –0.3 V to 3.9 V |
| LVDS output short circuit duration | | 10 ms |
| Electrostatic discharge | HBM | Up to 6 kV |
| | MM | Up to 200 V |
| Junction temperature | | 150°C |
| Storage temperature | | –65°C to 150°C |
| Lead temperature (soldering, 4 seconds) | | 260°C |
| Maximum package power dissipation, T _A = 25°C | | 1.27 W |
| Package derating | | 10.3 mW/°C above 25°C |

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|--------------------------------|----------------------------------|--------------------|---------------------------------------|-----|------------------|
| V _{CC} ⁽¹⁾ | Supply voltage | 3 | 3.3 | 3.6 | V |
| Receiver input voltage range | | 0 | | 2.4 | V |
| V _{CM} | Receiver input common mode range | $\frac{V_{ID}}{2}$ | $2.4 - \left(\frac{V_{ID}}{2}\right)$ | | V |
| Supply noise voltage | | | | 100 | mV _{PP} |
| T _A | Operating free-air temperature | –40 | 25 | 85 | °C |

(1) By design, DVCC and AVCC are separated internally and does not matter what the difference is for |DVCC–AVCC|, as long as both are within 3 V to 3.6 V.

ELECTRICAL CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---|---|--------------------------------|-----------|-----------------|------|---|
| SERIALIZER LVCMOS/LVTTTL DC SPECIFICATIONS⁽¹⁾ | | | | | | |
| V _{IH} | High-level input voltage | 2 | | V _{CC} | V | |
| V _{IL} | Low-level input voltage | GND | | 0.8 | V | |
| V _{CL} | Input clamp voltage | I _{CL} = –18 mA | –0.86 | –1.5 | V | |
| I _{IN} | Input current ⁽²⁾ | V _{IN} = 0 V or 3.6 V | –200 ±100 | 200 | μA | |
| DESERIALIZER LVCMOS/LVTTTL DC SPECIFICATIONS⁽³⁾ | | | | | | |
| V _{IH} | High-level input voltage | 2 | | V _{CC} | V | |
| V _{IL} | Low-level input voltage | GND | | 0.8 | V | |
| V _{CL} | Input clamp voltage | I _{CL} = –18 mA | –0.62 | –1.5 | V | |
| I _{IN} | Input current (pull-up and pull-down resistors on inputs) | V _{IN} = 0 V or 3.6 V | –200 | 200 | μA | |
| V _{OH} | High-level output voltage | I _{OH} = –5 mA | 2.2 | 3 | V | |
| V _{OL} | Low-level output voltage | I _{OL} = 5 mA | GND | 0.25 | 0.5 | V |

(1) Apply to D_{INO}–D_{IN9}, TCLK, PWRDN, TCLK_R/F, SYNC1, SYNC2, DEN

(2) High I_{IN} values are due to pull-up and pull-down resistors on the inputs.

(3) Apply to pins PWRDN, RCLK_R/F, REN, REFCLK = inputs; apply to pins R_{OUTx}, RCLK, LOCK = outputs

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating supply and temperature ranges (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|---------------------|------------|---------------|---------------|
| I_{OS} Output short-circuit current | $V_{OUT} = 0\text{ V}$ | -15 | -47 | -85 | mA |
| I_{OZ} High-impedance output current | \overline{PWRDN} or $REN = 0.8\text{ V}$, $V_{OUT} = 0\text{ V}$ or V_{CC} | -10 | ± 1 | 10 | μA |
| SERIALIZER LVDS DC SPECIFICATIONS (Apply to pins DO+ and DO-) | | | | | |
| V_{OD} Output differential voltage (DO+)-(DO-) | $R_L = 27\ \Omega$, See Figure 2 | 350 | 450 | | mV |
| ΔV_{OD} Output differential voltage unbalance | | | | 35 | mV |
| V_{OS} Offset voltage | | 1.1 | 1.2 | 1.3 | V |
| ΔV_{OS} Offset voltage unbalance | | | 4.8 | 35 | mV |
| I_{OS} Output short circuit current | $D0 = 0\text{ V}$, $D_{INx} = \text{high}$, \overline{PWRDN} and $DEN = 2.4\text{ V}$ | | -10 | -90 | mA |
| I_{OZ} High-impedance output current | \overline{PWRDN} or $DEN = 0.8\text{ V}$, $D0 = 0\text{ V}$ or V_{CC} | -10 | ± 1 | 10 | μA |
| I_{OX} Power-off output current | $V_{CC} = 0\text{ V}$, $D0 = 0\text{ V}$ or 3.6 V | -20 | ± 1 | 25 | μA |
| C_O Output single-ended capacitance | | | | $1\pm 20\%$ | pF |
| DESERIALIZER LVDS DC SPECIFICATIONS (Apply to pins RI+ and RI-) | | | | | |
| V_{TH} Differential threshold high voltage | $V_{CM} = 1.1\text{ V}$ | | | 50 | mV |
| V_{TL} Differential threshold low voltage | | -50 | | | mV |
| I_{IN} Input current | $V_{IN} = 2.4\text{ V}$, $V_{CC} = 3.6\text{ V}$ or 0 V | -10 | ± 1 | 15 | μA |
| | $V_{IN} = 0\text{ V}$, $V_{CC} = 3.6\text{ V}$ or 0 V | -10 | ± 0.05 | 10 | |
| C_I Input single-ended capacitance | | | | $0.5\pm 20\%$ | pF |
| SERIALIZER SUPPLY CURRENT (Applies to pins DVCC and AVCC) | | | | | |
| I_{CCD} Serializer supply current worst case | $R_L = 27\ \Omega$, See Figure 3 | $f = 30\text{ MHz}$ | 30 | 45 | mA |
| | | $f = 66\text{ MHz}$ | 55 | 70 | |
| I_{CCXD} Serializer supply current | $\overline{PWRDN} = 0.8\text{ V}$ | | 200 | 500 | μA |
| DESERIALIZER SUPPLY CURRENT (Applies to pins DVCC and AVCC) | | | | | |
| I_{CCR} Deserializer supply current, worst case | $C_L = 15\text{ pF}$, See Figure 4 | $f = 30\text{ MHz}$ | 40 | 50 | mA |
| | | $f = 66\text{ MHz}$ | 80 | 95 | |
| I_{CCXR} Deserializer supply current, power down | $\overline{PWRDN} = 0.8\text{ V}$, $REN = 0.8\text{ V}$ | | 0.36 | 1 | mA |




Figure 2. Typical V_{OD} Curve

SERIALIZER TIMING REQUIREMENTS

for TCLK over recommended operating supply and temperature ranges (unless otherwise specified)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------|----------------------------|-------------------------------|-------|------|-------|----------|
| t_{TCP} | Transmit clock period | | 15.15 | T | 33.33 | ns |
| t_{TCH} | Transmit clock high time | | 0.4T | 0.5T | 0.6T | ns |
| t_{TCL} | Transmit clock low time | | 0.4T | 0.5T | 0.6T | ns |
| $t_{i(CLK)}$ | TCLK input transition time | | | 3 | 6 | ns |
| t_{JIT} | TCLK input jitter | See Figure 18 | | | 150 | ps (RMS) |

SERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------|--|---|--|---------------------------|-----|----------|
| $t_{TLH(L)}$ | LVDS low-to-high transition time | $R_L = 27 \Omega$, $C_L = 10$ pF to GND, See Figure 5 | | 0.2 | 0.4 | ns |
| $t_{LTH(L)}$ | LVDS high-to-low transition time | | | 0.25 | 0.4 | ns |
| $t_{su(DI)}$ | D_{IN0} – D_{IN9} setup to TCLK | See Figure 8 | | 0.5 | | ns |
| $t_{su(DI)}$ | D_{IN0} – D_{IN9} hold from TCLK | | | 4 | | ns |
| $t_{d(HZ)}$ | $DO\pm$ high-to-high-impedance-state delay | $R_L = 27 \Omega$, $C_L = 10$ pF to GND, See Figure 9 | | 2.5 | 5 | ns |
| $t_{d(LZ)}$ | $DO\pm$ low-to-high-impedance-state delay | | | 2.5 | 5 | |
| $t_{d(ZH)}$ | $DO\pm$ high-to-high-impedance-state-to-high delay | | | 5 | 10 | |
| $t_{d(ZL)}$ | $DO\pm$ high-to-high-impedance-state-to-low delay | | | 6.5 | 10 | |
| $t_{w(SPW)}$ | SYNC pulse duration | See Figure 11 | | $6 \times t_{TCP}$ | | ns |
| $t_{(PLD)}$ | Serializer PLL lock time | | | $1026 \times t_{TCP}$ | | ns |
| $t_{d(S)}$ | Serializer delay | See Figure 12 | | $\frac{t_{TCP}}{2} + 3.6$ | | ns |
| t_{DJIT} | Deterministic jitter | 30 MHz | $R_L = 27 \Omega$, $C_L = 10$ pF to GND | | 230 | ps |
| | | 66 MHz | | | 150 | |
| t_{RJIT} | Random jitter | $R_L = 27 \Omega$, $C_L = 10$ pF to GND | | 10 | 19 | ps (RMS) |

DESERIALIZER TIMING REQUIREMENTS

for REFCLK over recommended operating supply and temperature ranges (unless otherwise specified)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|------------------------|-----------------|-------|-----|-------|------|
| t_{RFCP} | REFCLK period | | 15.15 | T | 33.33 | ns |
| t_{RFDC} | REFCLK duty cycle | | 30% | 50% | 70% | |
| $t_{\text{t(RF)}}$ | REFCLK transition time | | | 3 | 6 | ns |

DESERIALIZER SWITCHING CHARACTERISTICS

over recommended operating supply and temperature ranges (unless otherwise specified)

| PARAMETER | TEST CONDITIONS | PIN/FREQ | MIN | TYP | MAX | UNIT | |
|-----------------------|--|---|-------------|-------------------------------|------------------------------|------------------------------------|----|
| $t_{\text{(RCP)}}$ | Receiver out clockperiod $t_{\text{(RCP)}} = t_{\text{(TCP)}}$, See Figure 12 | RCLK | 15.15 | | 33.33 | ns | |
| $t_{\text{TLH(C)}}$ | CMOS/TTL low-to-high transition time | $R_{\text{OUT0}}-R_{\text{OUT9}}$, LOCK, RCLK | | 1.2 | 2.5 | ns | |
| $t_{\text{THL(C)}}$ | CMOS/TTL high-to-low transition time | | | 1.1 | 2.5 | | |
| $t_{\text{(d)}}$ | Deserializer delay, See Figure 13 | Room temperature, 3.3 V | 30 MHz | $2 \times t_{\text{RCP}} + 7$ | | $2.833 \times t_{\text{RCP}} + 11$ | ns |
| | | | 66 MHz | $2 \times t_{\text{RCP}} + 4$ | | $2.833 \times t_{\text{RCP}} + 7$ | |
| $t_{\text{(ROS)}}$ | R_{OUTx} data valid before RCLK | See Figure 14 | RCLK 30 MHz | $0.4 \times t_{\text{RCP}}$ | $0.5 \times t_{\text{RCP}}$ | ns | |
| | | | RCLK 66 MHz | $0.4 \times t_{\text{RCP}}$ | $0.5 \times t_{\text{RCP}}$ | | |
| $t_{\text{(ROH)}}$ | R_{OUTx} data valid after RCLK | | 30 MHz | $-0.4 \times t_{\text{RCP}}$ | $-0.5 \times t_{\text{RCP}}$ | | |
| | | | 66 MHz | $-0.4 \times t_{\text{RCP}}$ | $-0.5 \times t_{\text{RCP}}$ | | |
| $t_{\text{(RDC)}}$ | RCLK duty cycle | | 40% | 50% | 60% | | |
| $t_{\text{(d(HZ)}}$ | High-to-high-impedance state delay | $R_{\text{OUT0}}-R_{\text{OUT9}}$ | | 6.5 | 8 | ns | |
| $t_{\text{(d(LZ)}}$ | Low-to-high-impedance state delay | | | 4.7 | 8 | ns | |
| $t_{\text{(d(HR)}}$ | High-impedance state-to-high delay | | | 5.3 | 8 | ns | |
| $t_{\text{(d(ZL)}}$ | High-impedance-state-to-low delay | | | 4.7 | 8 | ns | |
| $t_{\text{(DSR1)}}$ | Deserializer PLL lock time from PWRDN(with SYNCPAT) | 30 MHz | | | $(1024+26)t_{\text{RFCP}}$ | μs | |
| | | 66 MHz | | | $(1024+26)t_{\text{RFCP}}$ | | |
| $t_{\text{(DSR2)}}$ | Deserializer PLL lock time from SYNCPAT | See Figure 16, Figure 17, and Note (1) | 30 MHz | | 0.3 | ns | |
| | | | 66 MHz | | 0.2 | | |
| $t_{\text{(d(ZHLK)}}$ | High-impedance-state to-high delay(power up) | | LOCK | | 3 | ns | |
| t_{RNM} | Deserializer noise margin | See Figure 18 and Note (2) | 30 MHz | | 1380 | ps | |
| | | | 66 MHz | | 540 | | |

- (1) $t_{\text{(DSR1)}}$ represents the time required for the deserializer to register that a lock has occurred upon powerup or when leaving the powerdown mode. $t_{\text{(DSR2)}}$ represents the time required to register that a lock has occurred for the powered up and enabled deserializer when the input (RI \pm) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). In order to specify deserializer PLL performance $t_{\text{(DSR1)}}$ and $t_{\text{(DSR2)}}$ are specified with REFCLK active and stable and specific conditions of SYNCPATs.
- (2) t_{RNM} represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

TIMING DIAGRAMS AND TEST CIRCUITS




Figure 3. Worst-Case Serializer I_{CC} Test Pattern




Figure 4. Worst-Case Deserializer I_{CC} Test Pattern




Figure 5. Serializer LVDS Output Load and Transition Times




Figure 6. Deserializer CMOS/TTL Output Load and Transition Times




Figure 7. Serializer Input Clock Transition Time




Figure 8. Serializer Setup/Hold Times




Figure 9. Serializer High-Impedance-State Test Circuit and Timing




Figure 10. Serializer PLL Lock Time and PWRDN High-Impedance-State Delays




Figure 11. SYNC Timing Delays




Figure 12. Serializer Delay




Figure 13. Deserializer Delay




Figure 14. Deserializer Data Valid Out Times




Figure 15. Deserializer High-Impedance-State Test Circuit and Timing




Figure 16. Deserializer PLL Lock Times and PWRDN 3-State Delays






Figure 17. Deserilaizer PLL Lock Time From SyncPAT



t_{SW} : Setup and Hold Time (Internal Data Sampling Window)
 t_{DJIT} : Serializer Output Bit Position Jitter That Results From Jitter on TCLK
 t_{RNM} : Receiver Noise Margin Time

Figure 18. Receiver LVDS Input Skew Margin



$V_{OD} = (D_{O+}) - (D_{O-})$
Differential Output Signal Is Shown as $(D_{O+}) - (D_{O-})$

Figure 19. V_{OD} Diagram

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|-------------------------|----------------------|--------------|-------------------------|---------|
| SN65LV1224DB | LIFEBUY | SSOP | DB | 28 | | TBD | Call TI | Call TI | -40 to 85 | LV1224 | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated