



[Order](http://www.ti.com/product/TPS548D21?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now





Texas **INSTRUMENTS** 

# **[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21)**

SLUSCI8A –JULY 2016–REVISED AUGUST 2017

# **TPS548D21 1.5-V to 16-V V<sub>IN</sub>, 4.5-V to 22-V V<sub>DD</sub>, 40-A SWIFT™ Synchronous Step-Down Converter Supporting AVSO and Full Differential Sense**

# <span id="page-0-0"></span>**1 Features**

- Conversion Input Voltage Range ( $PV_{IN}$ ): 1.5 V to 16 V
- Input Bias Voltage ( $V_{DD}$ ) Range: 4.5 V to 22 V
- Output Voltage Range: 0.6 V to 5.5 V
- Integrated, 2.9-mΩ and 1.2-mΩ Power MOSFETs With 40-A Continuous Output Current
- <span id="page-0-1"></span>• Voltage Reference 0.6 V to 1.2 V in 50-mV Steps Using VSEL Pin
- $\pm 0.5$ %, 0.9-V<sub>REF</sub> Tolerance Range:  $-40$ °C to +125°C Junction Temperature
- True Differential Remote Sense Amplifier
- D-CAP3™ Control Loop
- Analog AVS Optimization via REFIN\_TRK Pin
- Adaptive On-Time Control with 4 Selectable Frequency Settings: 425 kHz, 650 kHz, 875 kHz, and 1.05 MHz
- Temperature Compensated and Programmable Current Limit with  $R_{IIJM}$  and OC Clamp
- Choice of Hiccup or Latch-Off OVP or UVP
- VDD UVLO External Adjustment by Precision EN **Hysteresis**
- Prebias Start-up Support
- <span id="page-0-2"></span>• FCCM Mode During All Operation
- Full Suite of Fault Protection and PGOOD
- $7$  mm  $\times$  5 mm  $\times$  1.5 mm, 40-Pin, Stack Clipped LQFN-CLIP Package
- Create a Custom Design Using the TPS548D21 With the WEBENCH<sup>®</sup> [Power Designer](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=TPS548D21&origin=ODS&litsection=features)

# **2 Applications**

- Enterprise Storage, SSD, NAS
- Wireless and Wired Communication Infrastructure
- Industrial PCs, Automation, ATE, PLC, Video **Surveillance**
- Enterprise Server, Switches, Routers
- ASIC, SoC, FPGA, DSP Core, and I/O Rails

# **3 Description**

The TPS548D21 device is a compact single buck converter with adaptive on-time, D-CAP3 mode control. It is designed for high accuracy, high efficiency, fast transient response, ease-of-use, low external component count and space-conscious power systems.

This device features full differential sense, TI integrated FETs with a high-side on-resistance of 2.9 m $\Omega$  and a low-side on-resistance of 1.2 m $\Omega$ . The device also features accurate 0.5%, 0.9-V reference with an ambient temperature range between –40°C and +125°C. Competitive features include: very low external component count, accurate load regulation and line regulation, FCCM mode operation, and internal soft-start control.

The TPS548D21 device is available in  $7\text{-mm} \times 5\text{-mm}$ , 40-pin, LQFN-CLIP (RVF) package (RoHs exempt).





(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **Simplified Application**

# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Original (July 2016) to Revision A **Page**



Texas<br>Instruments



# <span id="page-2-0"></span>**5 Pin Configuration and Functions**



**RVF Package 40-Pin LQFN-CLIP With Thermal Pad Top View**



#### **Pin Functions**

(1)  $I = input$ ,  $O = output$ ,  $G = GND$ 

## <span id="page-3-0"></span>**6 Specifications**

### <span id="page-3-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)  $(1)(2)$ 



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

#### <span id="page-3-2"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-3-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



## <span id="page-4-0"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/SPRA953)* application report.

## <span id="page-4-1"></span>**6.5 Electrical Characteristics**

over operating free-air temperature range,  $V_{VDD} = 12 V$ ,  $V_{EN_UVLO} = 5 V$  (unless otherwise noted)

<span id="page-4-2"></span>

(1) Specified by design. Not production tested.

Copyright © 2016–2017, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCI8A&partnum=TPS548D21)*



## **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD} = 12 V$ ,  $V_{ENUVLO} = 5 V$  (unless otherwise noted)



(2) Correlated with close loop EVM measurement at load current of 30 A.



### **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD} = 12 V$ ,  $V_{ENUVLO} = 5 V$  (unless otherwise noted)

<span id="page-6-0"></span>

(3) In order to use the 8-ms SS setting, follow the steps outlined in *Application Workaround to Support 4-ms and 8-ms SS Settings*. (4) In order to use the 4-ms SS setting, follow the steps outlined in *Application Workaround to Support 4-ms and 8-ms SS Settings*.

(5) Calculated from 20-A test data. Not production tested.

![](_page_7_Picture_1.jpeg)

# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD} = 12 V$ ,  $V_{EN_UVLO} = 5 V$  (unless otherwise noted)

![](_page_7_Picture_233.jpeg)

![](_page_8_Picture_0.jpeg)

## **6.6 Typical Characteristics**

<span id="page-8-0"></span>![](_page_8_Figure_4.jpeg)

![](_page_9_Picture_1.jpeg)

## **Typical Characteristics (continued)**

![](_page_9_Figure_4.jpeg)

![](_page_10_Picture_0.jpeg)

## <span id="page-10-0"></span>**7 Detailed Description**

## <span id="page-10-1"></span>**7.1 Overview**

TPS548D21 device is a high-efficiency, single channel, FET-integrated, synchronous buck converter. It is suitable for point-of-load applications with 40 A or lower output current in storage, telecom, and similar digital applications. The device features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination is ideal for building modern high/low duty ratio, ultra-fast load step response DC-DC converters.

TPS548D21 device has integrated MOSFETs rated at 40-A TDC.

The converter input voltage range is from 1.5 V up to 16 V, and the VDD input voltage range is from 4.5 V to 22 V. The output voltage ranges from 0.6 V to 5.5 V.

Stable operation with all ceramic output capacitors is supported, since the D-CAP3 mode uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require phase compensation network outside which makes it easy to use and also enables low external component count. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load step transient.

<span id="page-10-3"></span>The default preset switching frequency for this device is 650 kHz. Switching frequency is also programmable from 4 preset values via resistor setting by FSEL pin.

![](_page_10_Figure_10.jpeg)

## <span id="page-10-2"></span>**7.2 Functional Block Diagram**

Copyright © 2016, Texas Instruments Incorporated

![](_page_11_Picture_1.jpeg)

### <span id="page-11-0"></span>**7.3 Feature Description**

### **7.3.1 40-A FET**

The TPS548D21 device is a high-performance, integrated FET converter supporting current rating up to 40 A thermally. It integrates two N-channel NexFET™ power MOSFETs, enabling high power density and small PCB layout area. The drain-to-source breakdown voltage for these FETs is 25 V DC and 27 V transient for 10 ns. Avalanche breakdown occurs if the absolute maximum voltage rating exceeds 27 V. In order to limit the switch node ringing of the device, it is recommended to add a R-C snubber from the SW node to the PGND pins. Refer to the *[Layout Guidelines](#page-32-2)* section for the detailed recommendations.

### **7.3.2 On-Resistance**

The typical on-resistance (R<sub>DS(on)</sub>) for the high-side MOSFET is 2.9 mΩ and typical on-resistance for the low-side MOSFET is 1.2 m $\Omega$  with a nominal gate voltage (V<sub>GS</sub>) of 5 V.

### **7.3.3 Package Size, Efficiency and Thermal Performance**

<span id="page-11-1"></span>The TPS548D21 device is available in a 7 mm  $\times$  5 mm, LQFN-CLIP package with 40 power and I/O pins. It employs TI proprietary MCM packaging technology with thermal pad. With a properly designed system layout, applications achieve optimized safe operating area (SOA) performance. The curves shown in [Figure 11](#page-11-1) and [Figure 12](#page-11-1) are based on the orderable evaluation module design. (See [SLUUBG3](http://www.ti.com/lit/pdf/SLUUBG3) to order the EVM)

![](_page_11_Figure_10.jpeg)

![](_page_11_Figure_12.jpeg)

### <span id="page-11-2"></span>**7.3.4 Soft-Start Operation**

In the TPS548D21 device the soft-start time controls the inrush current required to charge the output capacitor bank during startup. The device offers selectable soft-start options of 1 ms, 2 ms, 4 ms and 8 ms. When the device is enabled (either by EN or VDD UVLO), the reference voltage ramps from 0 V to the final level defined by VSEL pin strap configuration, in a given soft-start time. The TPS548D21 device supports several soft-start times between 1msec and 8msec selected by MODE pin configuration. Refer to MODE definition table for details.

### 7.3.5 V<sub>DD</sub> Supply Undervoltage Lockout (UVLO) Protection

The TPS548D21 device provides fixed VDD undervoltage lockout threshold and hysteresis. The typical VDD turn-on threshold is 4.25 V and hysteresis is 0.2 V. The VDD UVLO can be used in conjunction with the EN UVLO signal to provide proper power sequence to the converter design. UVLO is a non-latched protection.

### **7.3.6 EN\_UVLO Pin Functionality**

The EN\_UVLO pin drives an input buffer with accurate threshold and can be used to program the exact required turn-on and turn-off thresholds for switcher enable, VDD UVLO or VIN UVLO (if VIN and VDD are tied together). If desired, an external resistor divider can be used to set and program the turn-on threshold for VDD or VIN UVLO.

![](_page_12_Picture_0.jpeg)

#### **Feature Description (continued)**

[Figure 13](#page-12-0) shows how to program the input voltage UVLO using the EN\_UVLO pin.

![](_page_12_Figure_5.jpeg)

**Figure 13. Programming the UVLO Voltage**

#### <span id="page-12-0"></span>**7.3.7 Fault Protections**

This section describes positive and negative overcurrent limits, overvoltage protections, undervoltage protections and over temperature protections.

#### *7.3.7.1 Current Limit (ILIM) Functionality*

![](_page_12_Figure_10.jpeg)

**Figure 14. Current Limit Resistance vs OCP Valley Overcurrent Limit**

The ILIM pin sets the OCP level. Connect the ILIM pin to GND through the voltage setting resistor,  $R_{I L I M}$ . In order to provide both good accuracy and cost effective solution, TPS548D21 device supports temperature compensated internal MOSFET  $R_{DS(0n)}$  sensing.

Also, the TPS548D21 device performs both positive and negative inductor current limiting with the same magnitudes. The positive current limit normally protects the inductor from saturation that causes damage to the high-side FET and low-side FET. The negative current limit protects the low-side FET during OVP discharge.

![](_page_13_Picture_1.jpeg)

#### **Feature Description (continued)**

The voltage between GND pin and SW pin during the OFF time monitors the inductor current. The current limit has 3000 ppm/ $\textdegree$ C temperature slope to compensate the temperature dependency of the on-resistance (R<sub>DS(on)</sub>). The GND pin is used as the positive current sensing node.

TPS548D21 device uses cycle-by-cycle over-current limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level.  $V_{\parallel \parallel M}$  sets the valley level of the inductor current.

#### *7.3.7.2 VDD Undervoltage Lockout (UVLO)*

The TPS548D21 device has an UVLO protection function for the VDD supply input. The on-threshold voltage is 4.25 V with 200 mV of hysteresis. During a UVLO condition, the device is disabled regardless of the EN\_UVLO pin voltage. The supply voltage ( $V_{VDD}$ ) must be above the on-threshold to begin the pin strap detection.

#### *7.3.7.3 Overvoltage Protection (OVP) and Undervoltage Protection (UVP)*

The device monitors a feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the device latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after soft-start is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS548D21 device operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, the high-side FET is latched off and low-side FET is latched on. The fault is cleared with a reset of VDD or by retoggling the EN pin.

During the AVSO operation with the MODE[3] = '1' and MODE[2] =  $2 =$  "don't care", the device is programmed to regulate to the externally applied reference voltage source and use the internal soft-start ramp. The above descriptions of the OVP and UVP functionality apply based on the external applied reference voltage. With the MODE[3] = '0' and MODE[2] = '1', the device is programmed to regulate to the internal reference voltage and use the externally applied soft-start ramp voltage. The above descriptions of the OVP and UVP functionality apply based on the internal reference voltage."

![](_page_13_Picture_268.jpeg)

### **Table 1. Overvoltage Protection Details**

![](_page_14_Picture_0.jpeg)

#### *7.3.7.4 Overtemperature Protection*

TPS548D21 device has overtemperature protection (OTP) by monitoring the die temperature. If the temperature exceeds the threshold value (default value 165°C), TPS548D21 device is shut off. When the temperature falls about 25°C below the threshold value, the device turns on again. The OTP is a non-latch protection.

#### <span id="page-14-0"></span>**7.4 Device Functional Modes**

#### **7.4.1 DCAP3 Control Topology**

The TPS548D21 employs an artificial ramp generator that stabilizes the loop. The ramp amplitude is automatically adjusted as a function of selected switching frequency ( $f_{SW}$ ) The ramp amplitude is a function of duty cycle (V<sub>OUT</sub>-to-V<sub>IN</sub> ratio). Consequently, two additional pin-strap bits (FSEL[2:1]) are provided for fine tuning the internal ramp amplitude. The device uses an improved DCAP3 control loop architecture that incorporates a steady-state error integrator. The slow integrator improves the output voltage DC accuracy greatly and presents minimal impact to small signal transient response. To further enhance the small signal stability of the control loop, the device uses a modified ramp generator that supports a wider range of output LC stage.

#### **7.4.2 DCAP Control Topology**

For advanced users of this device, the internal DCAP3 ramp can be disabled using the MODE[4] pin strap bit. This situation requires an external RCC network to ensure control loop stability. Place this RCC network across the output inductor. Use a range between 10 mV and 15 mV of injected RSP pin ripple. If no feedback resistor divider network is used, insert a 10-kΩ resistor between the VOUT pin and the RSP pin.

#### <span id="page-14-1"></span>**7.5 Programming**

#### **7.5.1 AVSO**

See *[Progammable Analog Configurations](#page-19-0)*

#### **7.5.2 Programmable Pin-Strap Settings**

FSEL, VSEL and MODE. Description: a 1% or better 100-kΩ resistor is needed from BP to each of the three pins. The bottom resistor from each pin to ground (see [Table 2](#page-15-0)) in conjunction with the top resistor defines each pin strap selection. The pin detection checks for external resistor divider ratio during initial power up (VDD is brought down below approximately 3 V) when BP LDO output is at approximately 2.9 V.

#### *7.5.2.1 Frequency Selection (FSEL) Pin*

The TPS548D21 device allows users to select the switching frequency, light load and internal ramp amplitude by using FSEL pin. [Table 2](#page-15-0) lists the divider resistor values for the selection. The 1% tolerance resistors with typical temperature coefficient of ±100ppm/°C are recommended. Higher performance resistors can be used if tighter noise margin is required for more reliable frequency selection detection.

FSEL pin strap configuration programs the switching frequency, internal ramp compensation and light load conduction mode.

![](_page_15_Picture_1.jpeg)

# **Programming (continued)**

<span id="page-15-0"></span>![](_page_15_Picture_118.jpeg)

# **Table 2. FSEL Pin Strap Configurations**

(1) 1% or better and connect to ground

### *7.5.2.2 VSEL Pin*

<span id="page-16-0"></span>VSEL pin strap configuration is used to program initial boot voltage value, hiccup mode and latch off mode. The initial boot voltage is used to program the main loop voltage reference point. VSEL voltage settings provide TI designated discrete internal reference voltages. [Table 3](#page-16-0) lists internal reference voltage selections.

VSEL[4]	VSEL[3]	VSEL[2]	VSEL[1]	VSEL[0]	$R_{VSEL}$ (kΩ) $^{(1)}$
		1111: 0.975 V		1: Latch-Off	Open
				0: Hiccup	187
		1110: 1.1992 V		1: Latch-Off	165
				0: Hiccup	147
		1101: 1.1504 V		1: Latch-Off	133
				0: Hiccup	121
1100: 1.0996 V			1: Latch-Off	110	
				0: Hiccup	100
	1011: 1.0508 V			1: Latch-Off	90.9
				0: Hiccup	82.5
		1010: 1.0000 V		1: Latch-Off	75
				0: Hiccup	68.1
	1001: 0.9492 V			1: Latch-Off	60.4
				0: Hiccup	53.6
				1: Latch-Off	47.5
				0: Hiccup	42.2
					37.4
				0: Hiccup	33.2
			1: Latch-Off	29.4	
				0: Hiccup	25.5
				1: Latch-Off	22.1
				0: Hiccup	19.1
				1: Latch-Off	16.5
	1000: 0.9023 V 1: Latch-Off 0111: 0.9004 V 0110: 0.8496 V 0101: 0.8008 V 0100: 0.7500 V 1: Latch-Off 0011: 0.6992 V	0: Hiccup	14.3		
					12.1
				0: Hiccup	10
	1: Latch-Off			7.87	
0010: 0.6504 V 0: Hiccup		6.19			
0001: 0.5996 V			1: Latch-Off	4.64	
				0: Hiccup	3.16
0000: 0.975 V		1: Latch-Off	1.78		
				0 0: Hiccup	

**Table 3. Internal Reference Voltage Selections**

(1) 1% or better and connect to ground

### *7.5.2.3 DCAP3 Control and Mode Selection*

The MODE pinstrap configuration programs the control topology REFIN\_TRK pin functionality, and internal soft start timing selections. The TPS548D21 device supports both DCAP3 and DCAP operation.

- a. MODE[4] selection bit is used to set the control topology. If MODE[4] bit is "0", it selects DCAP operation. If MODE[4] bit is "1", it selects DCAP3 operation.
- b. MODE[3] and MODE[2] selection bits are used to set the REFIN\_TRK pin functionality.
- c. MODE[1] and MODE[0] selection bits are used to set the internal soft start timing.

![](_page_17_Picture_308.jpeg)

#### **Table 4. MODE Pin Selection**

(1) 1% or better and connect to ground

(2) See *[Application Workaround to Support 4-ms and 8-ms SS Settings](#page-17-2)*.

#### <span id="page-17-2"></span>*7.5.2.4 Application Workaround to Support 4-ms and 8-ms SS Settings*

<span id="page-17-0"></span>In order to properly design for 4-ms and 8-ms SS settings, additional application consideration is needed. The recommended application workaround to support the 4-ms and 8-ms soft-start settings is to ensure sufficient time delay between the VDD and EN\_UVLO signals. The minimum delay between the rising maximum VDD\_UVLO level and the minimum turnon threshold of  $EN_UVLO$  is at least  $T_{DELAY~MIN}$ .

 $T_{\text{DELAY MIN}} = K \times V_{\text{REF}}$ 

where

- $K = 9$  ms/V for SS setting of 4 ms
- $K = 18$  ms/V for SS setting of 8 ms
- $V_{REF}$  is the internal reference voltage programmed by VSEL pin strap (1)  $(1)$

<span id="page-17-1"></span>For example, if SS setting is 4 ms and  $V_{REF} = 1$  V, program the minimum delay at least 9 ms; if SS setting is 8 ms, the minimum delay should be programmed at least 18 ms. See [Figure 15](#page-18-0) and [Figure 16](#page-18-1) for detailed timing requirement.

**ZAS** 

![](_page_18_Figure_2.jpeg)

<span id="page-18-0"></span>![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

# <span id="page-18-1"></span>Figure 16. Minimum Delay Between V<sub>DD</sub> and EN\_UVLO to Support the Use of 4-ms and 8-ms SS settings

The workaround/consideration described previously is not required for SS settings of 1 ms and 2 ms.

#### <span id="page-19-0"></span>**7.5.3 Programmable Analog Configurations**

REFIN\_TRK functionality:

- REFIN TRK functionality is configured by MODE[3] and MODE[2] pin strap bits. See table for detailed information regarding MODE bits.
- If MODE[3] = '0' and MODE[2] = '0', the device is programmed to regulate to the internal reference voltage and use the internal soft start ramp. Therefore, one should not apply any external voltage source on the REFIN\_TRK pin.
- In MODE[3] = '0' and MODE[2] = '1', the device is programmed to regulate to the internal reference voltage and use the externally applied soft start ramp voltage. Therefore, one must apply a voltage ramp that meets the following requirements:
	- 1. Must start from 0V.
	- 2. The external applied ramp must begin to ramp up after the POD is complete.
	- 3. Controlled rise time of at least 1 ms minimum duration.
	- 4. The magnitude of the ramp voltage has to be at least 300 mV above the pre-selected internal reference voltage as determined by the VSEL pin strap setting.
	- 5. It is expected for the externally applied ramp voltage to rise to at least 1 V above the internal reference voltage after it crosses over the threshold mentioned in #3.
- If MODE[3] = '1' and MODE[2] =  $2$  = "don't care", the device is programmed to regulate to the externally applied reference voltage source and use the internal soft start ramp. Therefore, one must supply a voltage source on the REFIN\_TRK pin that is between 0.5 V and 1.25 V. In addition, the output impedance of the external voltage source must be much less than 100 k $\Omega$ . If the external voltage source must transition up and down between any two voltage levels, the slew rate must be no more than 1 mV/µs. If the external voltage source is between 0 V and 0.5 V, the control loop would remain functional but the regulation accuracy is not specified. The external voltage source is not allowed to drive the REFIN\_TRK pin above 1.25 V in order to prevent the overvoltage fault event from happening at 1.5 V.

#### *7.5.3.1 RSP/RSN Remote Sensing Functionality*

RSP and RSN pins are used for remote sensing purpose. In the case where feedback resistors are required for output voltage programming, the RSP pin should be connected to the mid-point of the resistor divider and the RSN pin should always be connected to the load return. In the case where feedback resistors are not required as when the VSEL programs the output voltage set point, the RSP pin should be connected to the positive sensing point of the load and the RSN pin should always be connected to the load return.

RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider should use resistor values much less than 100 kΩ.

#### **7.5.3.1.1 Output Differential Remote Sensing Amplifier**

<span id="page-19-1"></span>The examples in this section show simplified remote sensing circuitry where each example uses an internal reference of 1.0 V. [Figure 17](#page-19-1) shows remote sensing without feedback resistors, with an output voltage set point of 1 V. [Figure 18](#page-19-1) shows remote sensing using feedback resistors, with an output voltage set point of 5 V.

![](_page_20_Picture_0.jpeg)

![](_page_20_Figure_3.jpeg)

**Figure 17. Remote Sensing Without Feedback Resistors**

**Figure 18. Remote Sensing With Feedback Resistors**

## *7.5.3.2 Power Good (PGOOD Pin) Functionality*

The TPS548D21 device has power-good output that registers high when switcher output is within the target. The power-good function is activated after soft-start has finished. When the soft-start ramp reaches 300 mV above the internal reference voltage, SSend signal goes high to enable the PGOOD detection function. If the output voltage becomes within ±8% of the target value, internal comparators detect power-good state and the power good signal becomes high after an 8 ms delay. If the output voltage goes outside of ±16% of the target value, the power good signal becomes low after two microsecond (2-µs) internal delay. The open-drain power-good output must be pulled up externally. The internal N-channel MOSFET does not pull down until the VDD supply is above 1.2 V.

<span id="page-20-0"></span>During the AVSO operation with the MODE[3] = '1' and MODE[2] =  $2 =$  "don't care", the device is programmed to regulate to the externally applied reference voltage source and use the internal soft start ramp. All of the above descriptions of the PGOOD functionality apply except the SSend signal goes high to enable the PGOOD detection function when the external applied voltage source rise to 425 mV threshold.

In MODE[3] = '0' and MODE[2] = '0', the device is programmed to regulate to the internal reference voltage and use the internal soft start ramp. All of the above descriptions of PGOOD functionality apply.

In MODE[3] = '0' and MODE[2] = '1', the device is programmed to regulate to the internal reference voltage and use the externally applied soft start ramp voltage. All of the above descriptions of PGOOD functionality apply.

## <span id="page-21-0"></span>**8 Applications and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-21-1"></span>**8.1 Application Information**

<span id="page-21-2"></span>The TPS548D21 device is a highly-integrated synchronous step-down DC-DC converters. These devices are used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 40 A. One of the key features for the TPS548D21 device is the ability to allow user to control the reference voltage with the external source on the REFIN\_TRK pin when the external tracking option is chosen by the pin strap resistor value set by the MODE pin. The TPS548D21 device starts tracking from 0 V. The TPS548D21 operates in FCCM in all operation. Note: If DCM at start-up is needed, please use the TPS549D22 device. Use the following design procedure to select key component values for this family of devices.

![](_page_22_Picture_0.jpeg)

# **8.2 Typical Applications**

## **8.2.1 TPS548D21 1.5-V to 16-V Input, 1-V Output, 40-A Converter**

<span id="page-22-0"></span>![](_page_22_Figure_5.jpeg)

<span id="page-22-1"></span>![](_page_22_Figure_6.jpeg)

SLUSCI8A –JULY 2016–REVISED AUGUST 2017 **[www.ti.com](http://www.ti.com)**

#### **8.2.2 Design Requirements**

For this design example, use the input parameters shown in [Table 5](#page-23-0).

<span id="page-23-0"></span>![](_page_23_Picture_313.jpeg)

#### **Table 5. Design Example Specifications**

(1) DC overcurrent level

#### **8.2.3 Design Procedure**

#### *8.2.3.1 Custom Design With WEBENCH® Tools*

[Click here](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=TPS548D21&origin=ODS&litsection=application) to create a custom design using the TPS548D21 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{\text{IN}})$ , output voltage  $(V_{\text{OUT}})$ , and output current  $(I_{\text{OUT}})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH.](http://www.ti.com/lsds/ti/analog/webench/overview.page?DCMP=sva_web_webdesigncntr_en&HQS=sva-web-webdesigncntr-vanity-lp-en)

#### *8.2.3.2 Switching Frequency Selection*

Select a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 650 kHz achieves both a small solution size and a highefficiency operation with the frequency selected.

Select one of four switching frequencies and FSEL resistor values from [Table 6.](#page-24-0) The recommended high-side R<sub>FSEL</sub> value is 100 kΩ (1%). Choose a low-side resistor value from [Table 6](#page-24-0) based on the choice of switching frequency. For each switching frequency selection, there are multiple values of  $R_{FSEL(LS)}$  to choose from. In order to select the correct value, additional considerations (internal ramp compensation and light load operation) other than switching frequency need to be included.

![](_page_24_Picture_0.jpeg)

#### **[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21) [www.ti.com](http://www.ti.com)** SLUSCI8A –JULY 2016–REVISED AUGUST 2017

<span id="page-24-0"></span>![](_page_24_Picture_274.jpeg)

#### **Table 6. FSEL Pin Selection**

<span id="page-24-1"></span>There is some limited freedom to choose FSEL resistors that have other than the recommended values. The criteria is to ensure that for particular selection of switching frequency, the FSEL voltage is within the maximum and minimum FSEL voltage levels listed in [Table 6.](#page-24-0) Use [Equation 2](#page-24-1) to calculate the FSEL voltage. Select FSEL resistors that include tolerances of 1% or better.

$$
V_{\text{FSEL}} = V_{\text{BP(det)}} \times \frac{R_{\text{FSEL(LS)}}}{R_{\text{FSEL(HS)}} + R_{\text{FSEL(LS)}}}
$$

where

 $\cdot$  V<sub>BP(det)</sub> is the voltage used by the device to program the level of valid FSEL pin voltage during initial device  $\text{start-up} \ (2.9 \text{ V typ})$  (2)

In addition to serving the frequency select purpose, the FSEL pin can also be used to program internal ramp compensation (DCAP3) and light-load conduction mode. When DCAP3 mode is selected (see section 8.2.3.9), internal ramp compensation is used for stabilizing the converter design. The internal ramp compensation is a function of the switching frequency ( $f_{SW}$ ) and the duty cycle range (the output voltage-to-input voltage ratio). [Table 7](#page-25-0) summarizes the ramp choices using these functions.

Copyright © 2016–2017, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCI8A&partnum=TPS548D21)*

<span id="page-25-0"></span>![](_page_25_Picture_454.jpeg)

#### **Table 7. Switching Frequency Selection**

The FSEL pin programs the light-load selection. TPS548D21 device supports FCCM operations. For better load regulation from no load to full load, it is recommended to program the device to operate in FCCM mode.

R<sub>FSEL(LS)</sub> can be determined after determining the switching frequency, ramp and light-load operation. [Table 2](#page-15-0) lists the full range of choices.

#### *8.2.3.3 Inductor Selection*

To calculate the value of the output inductor, use [Equation 3](#page-25-1). The coefficient  $K_{IND}$  represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, maintain a  $K_{IND}$  coefficient between 0 and 15 for balanced performance. Using this target ripple current, the required inductor size can be calculated as shown in [Equation 3](#page-25-1)

$$
L1 = \frac{V_{OUT}}{(V_{IN(max)} \times f_{SW})} \times \frac{V_{IN} - V_{OUT}}{(I_{OUT(max)} \times K_{IND})} = \frac{1 V \times (16 V - 1 V)}{(16 V \times 650 kHz \times 40 A \times 0.15)} = 0.24 \mu H
$$
\n(3)

<span id="page-25-1"></span>Selecting a K<sub>IND</sub> of 0.15, the target inductance L<sub>1</sub> = 250 nH. Using the next standard value, the 250 nH is chosen in this application for its high current rating, low DCR, and small size. The inductor ripple current, RMS current, and peak current can be calculated using [Equation 4,](#page-25-2) [Equation 5](#page-25-3) and [Equation 6](#page-25-4). These values should be used to select an inductor with approximately the target inductance value, and current ratings that allow normal operation with some margin.

<span id="page-25-2"></span>
$$
I_{RIPPLE} = \frac{V_{OUT}}{(V_{IN(max)} \times f_{SW})} \times \frac{V_{IN(max)} - V_{OUT}}{L1} = \frac{1 V \times (16 V - 1 V)}{16 V \times 650 kHz \times 250 nH} = 5.64 A
$$
\n(4)

<span id="page-25-3"></span>
$$
I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times (I_{RIPPLE})^2} = 40 A
$$
\n(5)\n
$$
I_{L(peak)} = (I_{OUT}) + \frac{1}{2} \times (I_{RIPPLE}) = 43 A
$$
\n(6)

<span id="page-25-4"></span>The Wurth ferrite 744309025 inductor is rated for 50  $A<sub>RMS</sub>$  current, and 48-A saturation. Using this inductor, the ripple current  $I_{RIPPLE}$  = 5.64 A, the RMS inductor current  $I_{L(rms)}$  = 40 A, and peak inductor current  $I_{L(ppeak)}$  = 43 A.

![](_page_26_Picture_0.jpeg)

#### **[www.ti.com](http://www.ti.com)** SLUSCI8A –JULY 2016–REVISED AUGUST 2017

#### *8.2.3.4 Output Capacitor Selection*

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

- **Stability**
- Regulator response to a change in load current or load transient
- Output voltage ripple

These three considerations are important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

#### **8.2.3.4.1 Minimum Output Capacitance to Ensure Stability**

<span id="page-26-1"></span>To prevent sub-harmonic multiple pulsing behavior, TPS548D21 application designs must strictly follow the small signal stability considerations described in [Equation 7](#page-26-1).

$$
C_{\text{OUT (min)}} > \frac{t_{\text{ON}}}{2} \times \frac{8\tau}{L_{\text{OUT}}} \times \frac{V_{\text{REF}}}{V_{\text{OUT}}}
$$

where

- $C_{\text{OUT(rmin)}}$  is the minimum output capacitance needed to meet the stability requirement of the design
- $t_{ON}$  is the on-time information based on the switching frequency and duty cycle (in this design, 133 ns)
- $\tau$  is the ramp compensation time constant of the design based on the switching frequency and duty cycle, (in this design, 13.45 µs, refer to [Table 7](#page-25-0))
- $L<sub>OUT</sub>$  is the output inductance (in the design, 0.25  $\mu$ H)
- $V_{REF}$  is the user-selected reference voltage level (in this design, 1 V)
- $V_{\text{OUT}}$  is the output voltage (in this design, 1 V) (7) (7)

**[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21)**

The minimum output capacitance calculated from [Equation 7](#page-26-1) is 28.6 µF. The stability is ensured when the amount of the output capacitance is  $28.6 \mu F$  or greater. And when all MLCCs (multi-layer ceramic capacitors) are used, both DC and AC derating effects must be considered to ensure that the minimum output capacitance requirement is met with sufficient margin.

#### <span id="page-26-0"></span>**8.2.3.4.2 Response to a Load Transient**

The output capacitance must supply the load with the required current when current is not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation (such as undershoot and overshoot) during the transient.

Use [Equation 8](#page-26-2) and [Equation 9](#page-27-0) to estimate the amount of capacitance needed for a given dynamic load step and release.

### **NOTE**

There are other factors that can impact the amount of output capacitance for a specific design, such as ripple and stability.

<span id="page-26-2"></span>
$$
C_{OUT (min\_under)} = \frac{L_{OUT} \times (\Delta I_{LOAD (max)})^2 \times (\frac{V_{OUT} \times t_{SW}}{V_{IN (min)})} + t_{OFF (min)})}{2 \times \Delta V_{LOAD (insert)} \times (\left(\frac{V_{IN (min)} - V_{OUT}}{V_{IN (min)}}\right) \times t_{SW} - t_{OFF (min)}) \times V_{OUT}}
$$
\n(8)

<span id="page-27-0"></span>**[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21)** SLUSCI8A –JULY 2016–REVISED AUGUST 2017 **[www.ti.com](http://www.ti.com)**

(11)

$$
C_{\text{OUT (min\_over)}} = \frac{L_{\text{OUT}} \times (\Delta I_{\text{LOAD (max)}})^2}{2 \times \Delta V_{\text{LOAD (release)}} \times V_{\text{OUT}}}
$$

where

- $C_{\text{OUT(min under)}}$  is the minimum output capacitance to meet the undershoot requirement
- $C_{\text{OUT/min over}}$  over is the minimum output capacitance to meet the overshoot requirement
- L is the output inductance value (0.25  $\mu$ H)
- $\Delta I_{\text{LOAD(max)}}$  is the maximum transient step (24 A)
- $V_{\text{OUT}}$  is the output voltage value (1 V)
- $t<sub>SW</sub>$  is the switching period (1.538  $\mu$ s)
- $V_{IN(min)}$  is the minimum input voltage for the design (10.8 V)
- $t_{\text{OFF(min)}}$  is the minimum off time of the device (300 ns)
- ∆V<sub>LOAD(insert)</sub> is the undershoot requirement (30 mV)
- $\Delta V_{\text{LOAD(release)}}$  is the overshoot requirement (30 mV) (9)

<span id="page-27-1"></span>Most of the above parameters can be found in [Table 5](#page-23-0).

The minimum output capacitance to meet the undershoot requirement is  $969 \mu F$ . The minimum output capacitance to meet the overshoot requirement is 2400 µF. This example uses a combination of POSCAP and MLCC capacitors to meet the overshoot requirement.

- <span id="page-27-2"></span>POSCAP bank #1: 4  $\times$  470 µF, 2.5 V, 6 m $\Omega$  per capacitor
- MLCC bank #2: 10  $\times$  100 μF, 2.5 V, 1 mΩ per capacitor with DC+AC derating factor of 60%

Recalculating the worst-case overshoot using the described capacitor bank design, the overshoot is 29 mV, which meets the 30 mV overshoot specification requirement.

#### **8.2.3.4.3 Output Voltage Ripple**

<span id="page-27-3"></span>The output voltage ripple is another important design consideration. [Equation 10](#page-27-3) calculates the minimum output capacitance required to meet the output voltage ripple specification. This criterion is the requirement when the impedance of the output capacitance is dominated by ESR.

$$
C_{OUT (min)RIPPLE} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times V_{OUT (ripple)}} = 108 \,\mu\text{F}
$$
\n(10)

In this case, the maximum output voltage ripple is 10 mV. For this requirement, the minimum capacitance for ripple requirement yields 108 µF. Because this capacitance value is significantly lower compared to that of transient requirement, determine the capacitance bank from step 8.2.3.3.2. Because the output capacitor bank consists of both POSCAP and MLCC type capacitors, it is important to consider the ripple effect at the switching frequency due to effective ESR. Use [Equation 11](#page-27-4) to determine the maximum ESR of the output capacitor bank for the switching frequency.

$$
ESR_{MAX} = \frac{V_{OUT(ripple)} - \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}}{I_{RIPPLE}} = 1.7 \text{ m}\Omega
$$

<span id="page-27-4"></span>Estimate the effective ESR at the switching frequency by obtaining the impedance vs. frequency characteristics of the output capacitors. The parallel impedance of capacitor bank #1 and capacitor bank #2 at the switching frequency of the design example is estimated to be 1.2 m $\Omega$ , which is less than that of the maximum ESR value. Therefore, the output voltage ripple requirement (7 mV) can be met. For detailed calculation on the effective ESR please contact the factory to obtain a user-friendly Excel based design tool.

![](_page_28_Picture_0.jpeg)

#### *8.2.3.5 Input Capacitor Selection*

The TPS548D21 devices require a high-quality, ceramic, type X5R or X7R, input decoupling capacitor with a value of at least 1  $\mu$ F of effective capacitance on the VDD pin, relative to AGND. The power stage input decoupling capacitance (effective capacitance at the PVIN and PGND pins) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using [Equation 12](#page-28-0).

$$
I_{\text{CIN (rms)}} = I_{\text{OUT (max)}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN (min)}}}} \times \frac{(V_{\text{IN (min)}} - V_{\text{OUT}})}{V_{\text{IN (min)}}} = 16 \text{ Arms}
$$
\n(12)

<span id="page-28-1"></span><span id="page-28-0"></span>The minimum input capacitance and ESR values for a given input voltage ripple specification,  $V_{IN(ripple)}$ , are shown in [Equation 13](#page-28-1) and [Equation 14.](#page-28-2) The input ripple is composed of a capacitive portion,  $V_{RIPPLE(cap)}$ , and a resistive portion,  $V_{\text{RIPPLE}(\text{esr})}$ .

$$
C_{IN(min)} = \frac{I_{OUT(max)} \times V_{OUT}}{V_{RIPPLE (cap)} \times V_{IN(max)} \times f_{SW}} = 38.5 \ \mu F
$$
\n
$$
ESR_{CIN(max)} = \frac{V_{RIPPLE(ESR)}}{I_{OUT(max)} + (\frac{I_{RIPPLE}}{2})} = 7 \ m\Omega
$$
\n(14)

<span id="page-28-2"></span>The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, allow 0.1-V input ripple for  $V_{RIPPLE(cap)}$ , and 0.3-V input ripple for  $V_{RIPPLE(ess)}$ . Using [Equation 13](#page-28-1) and [Equation 14,](#page-28-2) the minimum input capacitance for this design is 38.5 µF, and the maximum ESR is 9.4 mΩ. For this example, four 22-μF, 25- V ceramic capacitors and one additional 100-μF, 25-V low-ESR polymer capacitors in parallel were selected for the power stage.

#### *8.2.3.6 Bootstrap Capacitor Selection*

A ceramic capacitor with a value of 0.1 μF must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. Use a capacitor with a voltage rating of 25 V or higher.

### *8.2.3.7 BP Pin*

Bypass the BP pin to DRGND with 4.7-µF of capacitance. In order for the regulator to function properly, it is important that these capacitors be localized to the TPS548D21 , with low-impedance return paths. See *[Layout](#page-32-2) [Guidelines](#page-32-2)* section for more information.

### *8.2.3.8 R-C Snubber and VIN Pin High-Frequency Bypass*

Though it is possible to operate the TPS548D21 within absolute maximum ratings without ringing reduction techniques, some designs may require external components to further reduce ringing levels. This example uses two approaches: a high frequency power stage bypass capacitor on the VIN pins, and an R-C snubber between the SW area and GND.

The high-frequency VIN bypass capacitor is a lossless ringing reduction technique which helps minimizes the outboard parasitic inductances in the power stage, which store energy during the low-side MOSFET on-time, and discharge once the high-side MOSFET is turned on. For this example twoone 2.2-nF, 25-V, 0603-sized highfrequency capacitors are used. The placement of these capacitors is critical to its effectiveness. Its ideal placement is shown in [Figure 19](#page-22-1).

Copyright © 2016–2017, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCI8A&partnum=TPS548D21)*

![](_page_29_Picture_1.jpeg)

Additionally, an R-C snubber circuit is added to this example. To balance efficiency and spike levels, a 1-nF capacitor and a 1- $\Omega$  resistor are chosen. In this example a 0805-sized resistor is chosen, which is rated for 0.125 W, nearly twice the estimated power dissipation. See [SLUP100](http://www.ti.com/lit/pdf/SLUP100) for more information about snubber circuits.

#### *8.2.3.9 Optimize Reference Voltage (VSEL)*

Optimize the reference voltage by choosing a value for  $R_{VSEL}$ . The TPS548D21 device is designed with a wide range of precision reference voltage support from 0.6 V to 1.2 V with an available step change of 50 mV. Program these reference voltages using the VSEL pin strap configurations. Please refer to [Table 3](#page-16-0) for internal reference voltage selections. In addition to providing initial boot voltage value, use the VSEL pin to program hiccup and latch-off mode.

There are two ways to program the output voltage set point. If the output voltage set point is one of the 16 available reference and boot voltage options, no feedback resistors are required for output voltage programming. In the case where feedback resistors are not needed, connect the RSP pin to the positive sensing point of the load. Always connect the RSN pin to the load return sensing point.

In this design example, since the output voltage set point is 1V, selecting R<sub>VSEL(LS)</sub> of either 75 kΩ (latch off) or 68.1 kΩ (hiccup) as shown in . If the output voltage set point is NOT one of the 16 available reference or boot voltage options, feedback resistors are required for output voltage programming. Connect the RSP pin to the mid-point of the resistor divider. Always connect the RSN pin to the load return sensing point as shown in [Figure 17](#page-19-1) and [Figure 18.](#page-19-1)

The general guideline to select boot and internal reference voltage is to select the reference voltage closest to the output voltage set point. In addition, because the RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier, use a feedback resistor divider with values much less than 100 kΩ.

#### *8.2.3.10 MODE Pin Selection*

MODE pin strap configuration is used to program control internal/external reference, and internal/external soft start timing selections. TPS548D21 supports both DCAP3 and DCAP operation. For general POL applications, it is strongly recommended to configure the control topology to be DCAP3 due to its simple to use and no external compensation features. In the rare instance where DCAP is needed, an RCC network across the output inductor is needed to generate sufficient ripple voltage on the RSP pin. In this design example,  $R_{MODE(LS)}$  of 42.2 kΩ is selected for DCAP3 and soft start time of 1 ms.

#### *8.2.3.11 Overcurrent Limit Design.*

The TPS548D21 device uses the ILIM pin to set the OCP level. Connect the ILIM pin to GND through the voltage setting resistor,  $R_{ILM}$ . In order to provide both good accuracy and cost effective solution, this device supports temperature compensated MOSFET on-resistance  $(R_{DS(on)})$  sensing. Also, this device performs both positive and negative inductor current limiting with the same magnitudes. Positive current limit is normally used to protect the inductor from saturation therefore causing damage to the high-side and low-side FETs. Negative current limit is used to protect the low-side FET during OVP discharge.

The inductor current is monitored by the voltage between PGND pin and SW pin during the OFF time. The ILIM pin has 3000 ppm/°C temperature slope to compensate the temperature dependency of the on-resistance. The PGND pin is used as the positive current sensing node.

TPS548D21 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. The voltage on the ILIM pin  $(V_{ILM})$  sets the valley level of the inductor current. The range of value of the R<sub>ILIM</sub> resistor is between 21 kΩ and 237 kΩ. The range of valley OCL is between 6.25 A and 75 A (typical). If the  $R_{ILIM}$  resistance is outside of the recommended range, OCL accuracy and function cannot be ensured. (see [Table 8\)](#page-30-0)

<span id="page-30-0"></span>

<b>OVERCURRENT PROTECTION VALLEY (A)</b>			
<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	
	75		
36	40	44	
27	30	33	
18	20	22	
9	10		
	6.25		

**Table 8. Closed Loop EVM Measurement of OCP Settings**

<span id="page-30-1"></span>Use [Equation 15](#page-30-1) to relate the valley OCL to the  $R_{ILM}$  resistance.

 $OCL_{VALLEY} = 0.3178 \times R_{ILIM} - 0.3046$ 

where

•  $R_{ILIM}$  is in kΩ

•  $OCL_{VALLFY}$  is in A (15)

<span id="page-30-2"></span>In this design example, the desired valley OCL is 43 A, the calculated R<sub>ILIM</sub> is 137 kΩ. Use [Equation 16](#page-30-2) to calculate the DC OCL to be 46 A.

 $OCL_{DC} = OCL_{VALLEY} + 0.5 \times I_{RIPPLE}$ 

where

- $R_{ILIM}$  is in kΩ
- $OCL_{DC}$  is in A (16)

In an overcurrent condition, the current to the load exceeds the inductor current and the output voltage falls. When the output voltage crosses the under-voltage fault threshold for at least 1msec, the behavior of the device depends on the VSEL pin strap setting. If hiccup mode is selected, the device will restart after 16-ms delay (1-ms soft-start option). If the overcurrent condition persists, the OC hiccup behavior repeats. During latch-off mode operation the device shuts down until the EN pin is toggled or VDD pin is power cycled.

**[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21)**

SLUSCI8A –JULY 2016–REVISED AUGUST 2017 **[www.ti.com](http://www.ti.com)**

![](_page_31_Picture_2.jpeg)

#### **8.2.4 Application Curves**

![](_page_31_Figure_5.jpeg)

![](_page_32_Picture_0.jpeg)

## <span id="page-32-0"></span>**9 Power Supply Recommendations**

This device is designed to operate from an input voltage supply between 1.5 V and 16 V. Ensure the supply is well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is the quality of the PCB layout and grounding scheme. See the recommendations in the *[Layout](#page-32-1)* section.

# <span id="page-32-1"></span>**10 Layout**

## <span id="page-32-2"></span>**10.1 Layout Guidelines**

Consider these layout guidelines before starting a layout work using TPS548D21.

- It is absolutely critical that all GND pins, including AGND (pin 30), DRGND (pin 29), and PGND (pins 13, 14, 15, 16, 17, 18, 19, and 20) are connected directly to the thermal pad underneath the device via traces or plane.
- Include as many thermal vias as possible to support a 40-A thermal operation. For example, a total of 35 thermal vias are used (outer diameter of 20 mil) in the TPS548D21EVM-784 available for purchase at ti.com. [\(SLUUBG3\)](http://www.ti.com/lit/pdf/SLUUBG3)
- Placed the power components (including input/output capacitors, output inductor and TPS548D21device) on one side of the PCB (solder side). Insert at least two inner layers (or planes) connected to the power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place the VIN pin decoupling capacitors as close as possible to the PVIN and PGND pins to minimize the input AC current loop. Place a high-frequency decoupling capacitor (with a value between 1 nF and 0.1  $\mu$ F) as close to the PVIN pin and PGND pin as the spacing rule allows. This placement helps suppress the switch node ringing.
- Place VDD and BP decoupling capacitors as close to the device pins as possible. Do not use PVIN plane connection for the VDD pin. Separate the VDD signal from the PVIN signal by using separate trace connections. Provide GND vias for each decoupling capacitor and make the loop as small as possible.
- Ensure that the PCB trace defined as switch node (which connects the SW pins and up-stream of the output inductor) are as short and wide as possible. In the TPS548D21EVM-784 EVM design, the SW trace width is 200 mil. Use a separate via or trace to connect SW node to snubber and bootstrap capacitor. Do not combine these connections.
- Place all sensitive analog traces and components (including VOSNS, RSP, RSN, ILIM, MODE, VSEL and FSEL) far away from any high voltage switch node (itself and others), such as SW and BOOT to avoid noise coupling. In addition, place MODE, VSEL and FSEL programming resistors near the device pins.
- The RSP and RSN pins operate as inputs to a differential remote sense amplifier that operates with very high impedance. It is essential to route the RSP and RSN pins as a pair of diff-traces in Kelvin-sense fashion. Route them directly to either the load sense points  $(+$  and  $-)$  or the output bulk capacitors. The internal circuit uses the VOSNS pin for on-time adjustment. It is critical to tie the VOSNS pin directly tied to VOUT (load sense point) for accurate output voltage result.

**[TPS548D21](http://www.ti.com/product/tps548d21?qgpn=tps548d21)**

SLUSCI8A –JULY 2016–REVISED AUGUST 2017 **[www.ti.com](http://www.ti.com)**

![](_page_33_Picture_2.jpeg)

## <span id="page-33-0"></span>**10.2 Layout Example**

![](_page_33_Figure_5.jpeg)

Figure 27. EVM Inner Layer 1 Figure 28. EVM Inner Layer 2

![](_page_34_Picture_0.jpeg)

# **Layout Example (continued)**

![](_page_34_Figure_4.jpeg)

**Figure 31. EVM Bottom Layer**

#### **Layout Example (continued)**

#### **10.2.1 Mounting and Thermal Profile Recommendation**

Proper mounting technique adequately covers the exposed thermal tab with solder. Excessive heat during the reflow process can affect electrical performance. [Figure 32](#page-35-0) shows the recommended reflow oven thermal profile. Proper post-assembly cleaning is also critical to device performance. See the Application Report, *QFN/SON PCB Attachment*, ([SLUA271](http://www.ti.com/lit/pdf/slua271a)) for more information.

![](_page_35_Figure_6.jpeg)

**Figure 32. Recommended Reflow Oven Thermal Profile**

<span id="page-35-0"></span>![](_page_35_Picture_215.jpeg)

#### **Table 9. Recommended Thermal Profile Parameters**

![](_page_36_Picture_0.jpeg)

# <span id="page-36-0"></span>**11 Device and Documentation Support**

### <span id="page-36-1"></span>**11.1 Device Support**

#### **11.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## <span id="page-36-2"></span>**11.2 Custom Design With WEBENCH® Tools**

[Click here](https://webench.ti.com/wb5/WBTablet/PartDesigner/quickview.jsp?base_pn=TPS548D21&origin=ODS&litsection=device_support) to create a custom design using the TPS548D21 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{\text{IN}})$ , output voltage  $(V_{\text{OUT}})$ , and output current  $(I_{\text{OUT}})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH.](http://www.ti.com/lsds/ti/analog/webench/overview.page?DCMP=sva_web_webdesigncntr_en&HQS=sva-web-webdesigncntr-vanity-lp-en)

#### <span id="page-36-3"></span>**11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### <span id="page-36-4"></span>**11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### <span id="page-36-5"></span>**11.5 Trademarks**

D-CAP3, NexFET, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### <span id="page-36-6"></span>**11.6 Electrostatic Discharge Caution**

![](_page_36_Picture_28.jpeg)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

![](_page_37_Picture_1.jpeg)

### <span id="page-37-0"></span>**11.7 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# <span id="page-37-1"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![](_page_38_Picture_0.jpeg)

www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**

![](_page_38_Picture_237.jpeg)

**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_39_Picture_0.jpeg)

# **PACKAGE OPTION ADDENDUM**

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

# **TAPE AND REEL INFORMATION**

![](_page_40_Figure_4.jpeg)

![](_page_40_Figure_5.jpeg)

## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_40_Figure_7.jpeg)

![](_page_40_Picture_204.jpeg)

TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Apr-2018

![](_page_41_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_41_Picture_74.jpeg)

# **RVF 40**

# **GENERIC PACKAGE VIEW**

# LQFN-CLIP - 1.52 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_42_Picture_4.jpeg)

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

![](_page_42_Picture_6.jpeg)

![](_page_43_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **RVF0040A LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_43_Figure_5.jpeg)

#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220.

![](_page_43_Picture_11.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **RVF0040A LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_44_Figure_4.jpeg)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

![](_page_44_Picture_6.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **RVF0040A LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_45_Figure_4.jpeg)

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

![](_page_45_Picture_7.jpeg)

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated