SCDS026I - MAY 1995 - REVISED NOVEMBER 2001

•	Member of the Texas Instruments	
	Widebus™ Family	

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels

#### description

The SN74CBT16213 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger that provides data exchanging between the four signal ports via the data-select (S0–S2) terminals.

DGG	OR DL I	PACKAGE IEW)
	(. e	,
so [	$_1 \cup$	56 S1
1A1 [	2	55 S2
1A2 [	3	54 🛛 1B1
2A1 [	4	53 🛛 1B2
2A2 🛛	5	52 2B1
3A1 [	6	51 2B2
3A2 🛛	7	50 🛛 3B1
GND [	8	49 GND
4A1 [	9	48 3B2
4A2 [	10	47 <b>4</b> B1
5A1 [	11	46 <b>4</b> B2
5A2	12	45 <b>5</b> B1
6A1 [	13	44 <b>5</b> B2
6A2	14	43 6B1
7A1 [	15	42 6B2
7A2	16	41 <b>7</b> 7B1
VccL	17	40 <b>7</b> B2
8A1 L	18	39 8B1
GND	19	38 GND
8A2	20	37 8B2
9A1 [	21	36 <b>0</b> 9B1
9A2	22	35 <b>0</b> 9B2
10A1	23	34 0 10B1
10A2	24	33 0 10B2
11A1 [	25	32 11B1
11A2	26	31 11B2
12A1	27	30 12B1
12A2 [	28	29 12B2

#### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL Tube SN74CBT16213DL		CBT16213	
–40°C to 85°C	330F - DL	Tape and reel	SN74CBT16213DLR	CB110213
	TSSOP – DGG	Tape and reel	SN74CBT16213DGGR	CBT16213

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated

SCDS026I - MAY 1995 - REVISED NOVEMBER 2001

			FUNC	TION TABLE	
	INPUTS		INPUTS/0	DUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
н	L	L	Z	B2	A2 port = B2 port
н	L	Н	A2 and B2	A1 and B2	A1 port = A2 port = B2 port
н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port
н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port



SCDS026I - MAY 1995 - REVISED NOVEMBER 2001



logic diagram (positive logic)



SCDS026I - MAY 1995 - REVISED NOVEMBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T <sub>stg</sub> –	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
ТĄ	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDIT	IONS	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 V$ , $I_{I} = -18 mA$					-1.2	V
l.		$V_{CC} = 0,$	V <sub>I</sub> = 5.5 V				10	
1		V <sub>CC</sub> = 5.5 V,	$V_{I} = 5.5 \text{ V or GND}$				±1	μA
ICC		V <sub>CC</sub> = 5.5 V,	l <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			3	μA
∆ICC§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$				4.5		pF
	B port	$V_{0} = 2V_{0}r_{0}$	S0 $S1$ and $S2$ $-C1$		8.5		۶E	
C <sub>io(OFF)</sub>	A port	$V_{O} = 3 V \text{ or } 0,$	O = 3 V  or  0, S0, S1, and S2 = GND					pF
		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		14	20	
	A to B or B to A		V/- 0	lj = 64 mA		5	7	
	BIOA	V <sub>CC</sub> = 4.5 V	$V_{I} = 0$	l <sub>l</sub> = 30 mA		5	7	
. 1			V <sub>I</sub> = 2.4 V,	lj = 15 mA		8	15	Ω
r <sub>on</sub> ¶		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		22	30	52
	A1 to A2		$\lambda t = 0$	lj = 64 mA		10	14	
		$V_{CC} = 4.5 V$	$V_{I} = 0$	lj = 30 mA		10	14	
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		16	22	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SCDS026I - MAY 1995 - REVISED NOVEMBER 2001


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V <sub>CC</sub> = 4 V	۲ <mark>۰۵</mark> ۷ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰	= 5 V 5 V	UNIT
			MIN MAX	MIN	MAX	
. +	A or B	B or A	0.35		0.25	
<sup>t</sup> pd <sup>T</sup>	A1	A2	0.5		0.5	ns
ten	S	A or B	12.4	3.2	11.1	ns
<sup>t</sup> dis	S	A or B	12.4	2.3	11.9	ns
ten	S0	A2 and B2	11.5	4	10.9	ns
<sup>t</sup> dis	SO	A2 and B2	12.8	5.7	12	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .







#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74CBT16213DGGR	LIFEBUY	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16213	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16213DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16213DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

# **PACKAGE OUTLINE**

# **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# DGG0056A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0056A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated