

ASIL-Compliant Wheel Speed Sensor IC

FEATURES AND BENEFITS

- Integrated diagnostics and certified safety design process for ASIL B(D) compliance
- Integrated capacitor reduces need for external EMI protection components
- True zero-speed operation
- Single chip sensing IC for high reliability
- Fully synchronous digital logic with Scan and IDDQ testing
- Application-proven algorithms for robust operation in wheel speed environments

PACKAGE: 2-pin SIP (suffix UB)




Not to scale

DESCRIPTION

The A19200 is a Hall-effect-based integrated circuit (IC) that provides a user-friendly solution for true zero-speed digital ring magnet sensing in two-wire applications. The A19200 is offered in the UB package, which integrates the IC and a high temperature ceramic capacitor in a single overmolded SIP package. The integrated capacitor provides enhanced EMC performance with reduced external components.


The IC is ideally suited for obtaining speed information in wheel speed applications. The Hall element spacing is optimized for high resolution, small diameter targets. The package is lead (Pb) free, with tin leadframe plating.

Functional Block Diagram



SELECTION GUIDE

Part Number	Packing	Power-On State	Fault Detection Mode
A19200LUBATN-L	4000 pieces per 13-in. reel	I _{CC} (LOW)	Disabled
A19200LUBATN-H	4000 pieces per 13-in. reel	I _{CC} (HIGH)	Disabled
A19200LUBATN-L-A	4000 pieces per 13-in. reel	I _{CC} (LOW)	Enabled
A19200LUBATN-H-A	4000 pieces per 13-in. reel	I _{CC} (HIGH)	Enabled




ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V_{CC}		28	V
Reverse Supply Voltage	V_{RCC}		-18	V
Operating Ambient Temperature	T_A	L temperature range	-40 to 150	°C
Maximum Junction Temperature	$T_J(\text{max})$		165	°C
Storage Temperature	T_{stg}		-65 to 170	°C

INTERNAL DISCRETE CAPACITOR RATINGS

Characteristic	Symbol	Test Conditions	Value (Typ.)	Unit
Nominal Capacitance	C_{SUPPLY}	Connected between VCC and GND	2.2	nF



UB Package, 2-Pin SIP Pinout Diagram

Terminal List Table

Name	Number	Function
VCC	1	Supply Voltage
GND	2	Ground

OPERATING CHARACTERISTICS: Valid throughout full operating and temperature ranges, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
ELECTRICAL CHARACTERISTICS						
Supply Voltage [2]	V_{CC}	Operating, $T_J < T_J(\text{max})$	4.0	–	24	V
Undervoltage Lockout	$V_{CC(\text{UV})}$	$V_{CC} 0 \rightarrow 5 \text{ V}$ or $5 \rightarrow 0 \text{ V}$	–	3.6	3.95	V
Reverse Supply Current [3]	I_{RCC}	$V_{CC} = V_{RCC}(\text{max})$	–	–	–10	mA
Supply Zener Clamp Voltage	$V_{Z\text{SUPPLY}}$	$I_{CC} = I_{CC}(\text{max}) + 3 \text{ mA}$, $T_A = 25^\circ\text{C}$	28	–	–	V
Supply Zener Current	$I_{Z\text{SUPPLY}}$	$T_A = 25^\circ\text{C}$, $V_{CC} = 28 \text{ V}$	–	–	19	mA
OUTPUT						
Power-On State	POS	-H variant	–	$I_{CC(\text{HIGH})}$	–	–
		-L variant	–	$I_{CC(\text{LOW})}$	–	–
Supply Current	$I_{CC(\text{LOW})}$	Low-current state	5.9	–	8.4	mA
	$I_{CC(\text{HIGH})}$	High-current state	12	–	16	mA
Supply Current Ratio	$I_{CC(\text{HIGH})} / I_{CC(\text{LOW})}$	Measured as ratio of high current to low current (isothermal)	1.9	–	–	–
ASIL Safety Current	I_{FAULT}		1.0	–	3.3	mA
Output Rise, Fall Time	t_r, t_f	Corresponds to measured output slew rate with C_{SUPPLY} ; $R_{\text{LOAD}} = 100 \Omega$, $C_L = 10 \text{ pF}$	0	–	1.5	μs
OPERATING CHARACTERISTICS						
Operate Point	B_{OP}	% of peak-to-peak IC-processed magnetic signal	–	60	–	%
Release Point	B_{RP}	% of peak-to-peak IC-processed magnetic signal	–	40	–	%
Operating Frequency	f_{FWD}		0	–	5	kHz

Continued on the next page...




Figure 1: Typical Application Circuit

OPERATING CHARACTERISTICS (continued): Valid throughout full operating and temperature ranges, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
OPERATING CHARACTERISTICS (continued)						
Input Signal	B_{SIG}	Differential signal, measured peak-to-peak	20	–	1200	G
Allowable User-Induced Differential Offset	B_{SIGEXT}	External differential signal bias (DC), operating within specification	–300	–	300	G
Sensitivity Temperature Coefficient [4]	TC		–	+0.2	–	%/°C
Total Pitch Deviation		For constant B_{SIG} , sine wave	–	–	±2	%
Maximum Sudden Signal Amplitude Change	$B_{SEQ(n+1)} / B_{SEQ(n)}$	No missed output edge. Instantaneous symmetric magnetic signal amplitude change, measured as a percentage of peak-to-peak B_{SIG} (see Figure 2)	–	0.6	–	–
Allowable Differential Signal Amplitude Variation	$B_{SEQ(min)} / B_{SEQ(max)}$	Overall symmetric magnetic signal amplitude ratio of B_{SIG}	–	0.2	–	–

[1] Typical values are at $T_A = 25^\circ\text{C}$ and $V_{CC} = 12\text{ V}$. Performance may vary for individual units, within the specified maximum and minimum limits.

[2] Maximum voltage must be adjusted for power dissipation and junction temperature; see representative discussions in Power Derating section.

[3] Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

[4] Ring magnets decrease strength with rising temperature. Device compensates. Note that B_{SIG} requirement is not influenced by this.





Figure 2: Differential Signal Variation

THERMAL CHARACTERISTICS


Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	Single-layer PCB with copper limited to solder pads	213	°C/W

*Additional thermal information is available on the Allegro website.

Power Derating Curve



Power Dissipation versus Ambient Temperature



FUNCTIONAL DESCRIPTION

Hall Technology

This single-chip differential Hall-effect sensor IC contains two Hall elements as shown in Figure 3, which simultaneously sense the magnetic profile of the ring magnet or gear target. The magnetic fields are sensed at different points (spaced at a 1.75 mm pitch), generating a differential internal analog voltage, V_{PROC} , that is processed for precise switching of the digital output signal.

The Hall IC is self-calibrating and also possesses a temperature-compensated amplifier and offset cancellation circuitry. Its voltage regulator provides supply noise rejection throughout the operating voltage range. Changes in temperature do not greatly affect this device due to the stable amplifier design and the offset rejection circuitry. The Hall transducers and signal processing electronics are integrated on the same silicon substrate, using a proprietary BiCMOS process.

Target Profiling During Operation

An operating device is capable of providing digital information that is representative of the mechanical features of a rotating gear or ring magnet. The waveform diagram in Figure 5 presents the automatic translation of the mechanical profile, through the magnetic profile that it induces, to the digital output signal of the A19200. No additional optimization is needed and minimal processing circuitry is required. This ease of use reduces design time and incremental assembly costs for most applications.




Figure 3: Relative Motion of the Target

Relative Motion of the Target is detected by the dual Hall elements mounted on the Hall IC.

Determining Output Signal Polarity

In Figure 5, the top panel, labeled *Mechanical Position*, represents the mechanical features of the ring magnet or gear target and orientation to the device. The bottom panel, labeled *Device Output Signal*, displays the square waveform corresponding to the digital output signal that results from a rotating target configured as shown in Figure 4. That direction of rotation (of the target side adjacent to the package face) is: perpendicular to the leads, across the face of the device, from the pin 1 side to the pin 2 side. This results in the device output switching from high to low output state as a north magnetic pole passes the device face. In this configuration, the device output voltage switches to its high polarity when a south pole is the target feature nearest to the device. If the direction of rotation is reversed or if a part of type A19200LUBx-L is used, then the output polarity inverts (see Table 1).

Table 1: Output Polarity when a South Pole Passes the Package Face in the Indicated Rotation Direction

Rotation Direction	Part Type	
	A19200LUBx-H	A19200LUBx-L
Pin 1 → Pin 2	$I_{CC(HIGH)}$	$I_{CC(LOW)}$
Pin 2 → Pin 1	$I_{CC(LOW)}$	$I_{CC(HIGH)}$




Figure 4: Target Orientation Relative to Device (ring magnet shown).




Figure 5: Basic Operation

ASIL Safe State

The A19200 sensor IC contains diagnostic circuitry that will continuously monitor occurrences of failure defects within the IC. Refer to Figure 6 for the ASIL output protocol.

Refer to the Safety Manual for additional details.




Figure 6: Output Protocol with ASIL Safety Current

POWER DERATING

The device must be operated below the maximum junction temperature of the device, $T_{J(max)}$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems website.)

The Package Thermal Resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$P_D = V_{IN} \times I_{IN} \quad (1)$$

$$\Delta T = P_D \times R_{\theta JA} \quad (2)$$

$$T_J = T_A + \Delta T \quad (3)$$

For example, given common conditions such as: $T_A = 25^\circ\text{C}$, $V_{CC} = 12\text{ V}$, $I_{CC} = 14\text{ mA}$, and $R_{\theta JA} = 213\text{ }^\circ\text{C/W}$, then:

$$P_D = V_{CC} \times I_{CC} = 12\text{ V} \times 14\text{ mA} = 168\text{ mW}$$

$$\Delta T = P_D \times R_{\theta JA} = 168\text{ mW} \times 213^\circ\text{C/W} = 35.8^\circ\text{C}$$

$$T_J = T_A + \Delta T = 25^\circ\text{C} + 35.8^\circ\text{C} = 60.8^\circ\text{C}$$

A worst-case estimate, $P_{D(max)}$, represents the maximum allowable power level ($V_{CC(max)}$, $I_{CC(max)}$), without exceeding $T_{J(max)}$, at a selected $R_{\theta JA}$ and T_A .

Example: Reliability for V_{CC} at $T_A = 150^\circ\text{C}$, package UB, using minimum-K PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA} = 213^\circ\text{C/W}$, $T_{J(max)} = 165^\circ\text{C}$, $V_{CC(max)} = 24\text{ V}$, and $I_{CC(max)} = 16\text{ mA}$.

Calculate the maximum allowable power level, $P_{D(max)}$. First, invert equation 3:

$$\Delta T_{max} = T_{J(max)} - T_A = 165^\circ\text{C} - 150^\circ\text{C} = 15^\circ\text{C}$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_{D(max)} = \Delta T_{max} \div R_{\theta JA} = 15^\circ\text{C} \div 213^\circ\text{C/W} = 70.4\text{ mW}$$

Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_{D(max)} \div I_{CC(max)} = 70.4\text{ mW} \div 16.0\text{ mA} = 4.4\text{ V}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to $V_{CC(max)}$. If $V_{CC(est)} \leq V_{CC(max)}$, then reliable operation between $V_{CC(est)}$ and $V_{CC(max)}$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC(max)}$, then operation between $V_{CC(est)}$ and $V_{CC(max)}$ is reliable under these conditions.

PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use

(Reference DWG-0000408, Rev. 4)

Dimensions in millimeters – NOT TO SCALE

Exact case and lead configuration at supplier discretion within limits shown




Figure 7: Package UB, 2-Pin SIP

Revision History

Number	Date	Description
–	September 29, 2020	Initial release
1	March 25, 2021	Updated “ASIL B” to “ASIL B(D)” (page 1)
2	April 11, 2022	Updated package drawing (page 11)

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro’s products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro’s product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com