

### FEATURES

- **Controlled Baseline** - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- **Enhanced Product-Change Notification**
- **Qualification Pedigree** (1)
- Member of the Texas Instruments Widebus<sup>™</sup> Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) <1 V at .  $V_{CC} = 5 V, T_A = 25^{\circ}C$
- **High-Impedance State During Power Up and** . **Power Down**
- Distributed  $V_{cc}$  and GND Pin Configuration . **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB • Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>) .
- Latch-Up Performance Exceeds 500 mA Per JESD 70
- ESD Protection Exceeds 2000 V Per MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Shrink Small-Outline (DL) Package
- (1) Component gualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

## DESCRIPTION/ORDERING INFORMATION

The SN74ABT16245A-EP is a 16-bit noninverting 3-state transceiver designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impendance state above 2.1 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16245A-EP is characterized for operation from -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC-IIB are trademarks of Texas Instruments.

**DL PACKAGE** (TOP VIEW) 48 1 1 OF 1DIR 1 1B1 🛛 2 47 1 1A1 1B2 46 1A2 GND 4 45 GND 1B3 5 44 🛛 1A3 1B4 6 43 AAA 7 42 V<sub>CC</sub> V<sub>CC</sub> 1B5 🛛 8 41 🛛 1A5 1B6 9 40 **1**A6 GND 10 39 GND 1B7 11 38 I 1A7 1B8 12 37 **1**A8 2B1 13 36 2A1 35 2A2 2B2 114 GND 15 34 GND 2B3 116 33 2A3 2B4 17 32 2A4 31 🛛 V<sub>CC</sub> V<sub>CC</sub> [ 18 2B5 19 30 2A5 2B6 20 29 2A6 GND 21 28 GND 2B7 222 27 2A7 2B8 23 26 2A8 2DIR 224 25 20E

SCBS807B-OCTOBER 2005-REVISED JANUARY 2006




#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAG	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SSOP – DL	Reel of 1000	CABT16245AMDLREP	ABT16245AMEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE (EACH 8-BIT SECTION)


INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation




### LOGIC SYMBOL<sup>(1)</sup>

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS807B-OCTOBER 2005-REVISED JANUARY 2006



### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 

### Absolute Maximum Ratings<sup>(1)</sup>

Texas iruments

www.ti.com

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range (except I/O ports) <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high or powe	er-off state	-0.5	5.5	V
I <sub>O</sub>	Current into any output in the low state			96	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-18	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>			94	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51.

### Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage		0	$V_{CC}$	V
I <sub>OH</sub>	High-level output current			-24	mA
I <sub>OL</sub>	Low-level output current			48	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS807B-OCTOBER 2005-REVISED JANUARY 2006



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

		TECT CON		1	Γ <sub>A</sub> = 25°C	; T			
PAR	AMETER	TEST CON	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		
\ <i>\</i>		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2		v
		$v_{\rm CC} = 4.5 v$	I <sub>OH</sub> = -32 mA	2					
V		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55	V
V <sub>OL</sub>		$v_{\rm CC} = 4.5 v$	$I_{OL} = 64 \text{ mA}$			0.55			v
V <sub>hys</sub>					100				mV
	Control inputs	$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or C	GND			±1		±1	μA
l <sub>l</sub>	A or B port	$V_{CC}$ = 2.1 V to 5.5 V, $V_{I}$ = $V_{CC}$	or GND	±20				±100	μA
OZPU	$V_{CC} = 0 \text{ to } 2.1 \text{ V}, \text{ V}_{O} = 0.5 \text{ V to}$		2.7 V, OE = X			±50			μA
OZPD		$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to}$	2.7 V, <del>OE</del> = X			±50			μA
l <sub>ozн</sub> <sup>(2)</sup>		$V_{CC} = 2.7$ V to 5.5 V, $V_{O} = 2.7$	$V, \overline{OE} \ge 2 V$			10 <sup>(3)</sup>		10	μA
OZL <sup>(2)</sup>		$V_{CC} = 2.7 V \text{ to } 5.5 V, V_{O} = 0.5$	V, $OE \ge 2 V$			-10 <sup>(3)</sup>		-10	μA
I <sub>off</sub>		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 5.5 \text{ V}$			±100			μA
I <sub>CEX</sub>		$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$	Outputs high			50		50	μA
lo <sup>(4)</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	mA
			Outputs high			2		2	
сс	A or B port	$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			32		32	mA
	F		Outputs disabled			2		2	
	Data	$V_{CC} = 5.5 V,$	Outputs enabled			2		1.5	
$\Delta I_{CC}^{(5)}$	inputs	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Outputs disabled			0.05		1	mA
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V Other inputs at $V_{CC}$ or GND	ν,			1.5		1.5	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3				pF
C <sub>o</sub>	A or B port	V <sub>O</sub> = 2.5 V or 0.5 V			6				pF

(4) Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN74ABT16245A-EP 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCBS807B-OCTOBER 2005-REVISED JANUARY 2006

### **Switching Characteristics**


over recommended operating ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> T	<sub>CC</sub> = 5 V, <sub>A</sub> = 25°C		MIN	МАХ	UNIT
	(INFUT)	(001F01)	MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	B or A	0.5	2.2	3.4	0.5	4	ns
t <sub>PHL</sub>	AUB	BUIA	0.5	2.3	3.8	0.5	4.6	115
t <sub>PZH</sub>	OE	B or A	0.8	3.6	5.2	0.8	5.5	20
t <sub>PZL</sub>	UE	DUIA	0.9	3.7	6.1	0.1	7.3	ns
t <sub>PHZ</sub>	OE	B or A	1.3	4.4	5.8	1.3	6.3	20
t <sub>PLZ</sub>	UE	BUIA	1.4	3.3	4.7	1.4	5.5	ns

SCBS807B-OCTOBER 2005-REVISED JANUARY 2006



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms

SCBS807B-OCTOBER 2005-REVISED JANUARY 2006



#### CABT16245A\*DL\*EP Estimated Device Life at Elevated Temperatures Electromigration and Wirebond Voiding Fail Modes



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CABT16245AMDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16245AMEP	Samples
V62/06609-01XE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16245AMEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN74ABT16245A-EP :

- Catalog: SN74ABT16245A
- Military: SN54ABT16245A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION


www.ti.com

### TAPE AND REEL INFORMATION


#### REEL DIMENSIONS

Texas Instruments





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

 TAPE AND REEL INFORMATION

 \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CABT16245AMDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CABT16245AMDLREP	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated