Si5448DU

www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Single D G Top View **Bottom View**



Single

PRODUCT SUMMARY 40 V_{DS} (V) $R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V 0.00775 0.00947 $R_{DS(on)}$ max. (Ω) at V_{GS} = 4.5 V Q_g typ. (nC) 12.6 I_D (A) a, g 25


FEATURES

N-Channel 40 V (D-S) MOSFET

- TrenchFET[®] Gen IV power MOSFET
- 100 % R_a and UIS tested
- Thermally enhanced PowerPAK ChipFET package -Compact footprint area - less than 6.09 mm² -Thin 0.8 mm profile
- 56 % lower R_{DS(ON)} than the prior generation
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- DC/DC converters
- Motor drive control
- Synchronous rectification
- Battery management
- Load switch



ORDERING INFORMATION	
Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5448DU-T1-GE3

PARAMETER Drain-source voltage Gate-source voltage		SYMBOL	LIMIT	UNIT	
		V _{DS}	40	V	
		V _{GS}	+20 / -16		
Continuous drain current (T _J = 150 °C)	T _C = 25 °C		25 ^a		
	T _C = 70 °C		25 ^a		
	T _A = 25 °C	I _D	15.9 ^{b, c}		
	T _A = 70 °C		12.7 ^{b, c}	•	
Pulsed drain current (t = 100 µs)		I _{DM}	100	— A	
Continuous source-drain diode current	T _C = 25 °C		25 ^a		
	T _A = 25 °C	I _S	2.6 ^{b, c}		
Single pulse avalanche current	alanche current		15		
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	11.25	mJ	
Maximum power dissipation	T _C = 25 °C		31		
	T _C = 70 °C		20	10/	
	T _A = 25 °C	P _D	3.1 ^{b, c}	W	
	T _A = 70 °C	1	2 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stq}	-55 to +150	0°	
Soldering recommendations (peak temperature) ^{d, e}			260		

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	34	40	°C/W	
Maximum junction-to-case (drain)	Steady state	R _{thJC}	4	4		

Notes

a. Package limited.

Configuration

b. Surface mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under steady state conditions is 90 °C/W.

g. $T_C = 25 \ ^{\circ}C.$

S16-2343-Rev. A, 14-Nov-16

1

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT



FREE

www.vishay.com

Si5448DU Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$	40	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$		-	21.2	-	mV/°C	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-5.1	-		
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	1	-	2.5	V	
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, \text{ V}_{GS} = +20 \text{ V} / -16 \text{ V}$	-	-	± 100	nA	
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μΑ	
		V _{DS} = 40 V, V _{GS} = 0 V, T _J = 70 °C	-	-	10		
On-state drain current ^a	I _{D(on)}	$V_{DS} \le 10 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	20	-	-	А	
Drain-source on-state resistance ^a		V _{GS} = 10 V, I _D = 15 A	-	0.00646	0.00775	- Ω	
	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 10 A	-	0.00790	0.00947		
Forward transconductance a	9 _{fs}	V _{DS} = 10 V, I _D = 15 A	-	80	-	S	
Dynamic ^b				·			
Input capacitance	C _{iss}	$V_{DS} = 20 V, V_{GS} = 0 V, f = 1 MHz$	-	1765	-	pF	
Output capacitance	C _{oss}		-	278	-		
Reverse transfer capacitance	C _{rss}		-	45	-		
·		$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$	-	26.2	40	nC	
Total gate charge	Qg		-	12.6	20		
Gate-source charge	Q _{gs}	V_{DS} = 20 V, V_{GS} = 4.5 V, I_{D} = 15 A	-	5.1	-		
Gate-drain charge	Q _{gd}		-	2.5	-		
Gate resistance	R _g	f = 1 MHz	0.3	1.5	3	Ω	
Turn-on delay time	t _{d(on)}		-	10	20		
Rise time	t _r	$\label{eq:VDD} \begin{array}{l} V_{DD} = 20 \; V, \; R_L = 1.7 \; \Omega, \; I_D \cong 12 \; A, \\ V_{GEN} = 10 \; V, \; R_g = 1 \; \Omega \end{array}$	-	35	53		
Turn-off delay time	t _{d(off)}		-	15	30		
Fall time	t _f		-	10	20	1	
Turn-on delay time	t _{d(on)}		-	15	30	ns	
Rise time	t _r	$\label{eq:VDD} \begin{split} V_{DD} &= 20 \text{ V}, \text{R}_{L} = 1.7 \Omega, \text{I}_{D} \cong 12 \text{A}, \\ V_{GEN} &= 4.5 \text{V}, \text{R}_{g} = 1 \Omega \end{split}$	-	60	90	-	
Turn-off delay time	t _{d(off)}		-	18	36		
Fall time	t _f		-	33	50		
Drain-Source Body Diode Characteristi	cs				•	•	
Continuous source-drain diode current	IS	T _C = 25 °C	-	-	25		
Pulse diode forward current	I _{SM}		-	-	100	A	
Body diode voltage	V _{SD}	I _S = 13 A, V _{GS} = 0 V	-	0.8	1.2	V	
Body diode reverse recovery time	t _{rr}		-	33	50	ns	
Body diode reverse recovery charge	Q _{rr}		-	30	45	nC	
Reverse recovery fall time	t _a	I _F = 13 A, dl/dt = 100 A/μs, T _J = 25 °C	-	18	-	ns	
Reverse recovery rise time	tb		-	15	-		

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature


3

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>


S16-2343-Rev. A, 14-Nov-16




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

S16-2343-Rev. A, 14-Nov-16


4

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating ^a



Power, Junction-to-Case


Power, Junction-to-Ambient

Note


'ISHAY

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76149.


6

www.vishay.com

Vishay Siliconix


PowerPAK[®] ChipFET[®] Case Outline









Side view of single



Detail Z



Backside view of single pad



MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.028 0.030 0.033 А 0.70 A1 0 -0.05 0 -0.002 0.25 0.30 0.35 0.010 0.012 0.014 b С 0.20 0.25 0.006 0.008 0.010 0.15 D 2.92 3.00 3.08 0.115 0.118 0.121 D1 1.75 1.87 2.00 0.069 0.074 0.079 1.20 1.32 0.047 0.052 D2 1.07 0.042 D3 0.20 0.25 0.30 0.008 0.010 0.012 Е 1.82 1.90 1.98 0.072 0.075 0.078 E1 1.38 1.50 1.63 0.054 0.059 0.064 E2 1.05 1.17 0.036 0.041 0.046 0.92 E3 0.45 0.50 0.55 0.018 0.020 0.022 0.65 BSC 0.026 BSC е Н 0.20 0.25 0.006 0.008 0.010 0.15 0.25 0.010 Κ ----K1 0.30 _ 0.012 -_ _ K2 0.20 _ _ 0.008 -_ K3 0.20 0.008 ---_ 0.30 0.40 0.012 0.014 0.016 L 0.35 C14-0630-Rev. E, 21-Jul-14 DWG: 5940

Note

• Millimeters will govern

Revision: 21-Jul-14


For technical questions, contact: pmostechsupport@vishay.com

1



Application Note 826 Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR PowerPAK[®] ChipFET[®] Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.