
Vishay Siliconix

P-Channel 20 V (D-S) MOSFET

| PRODUCT SUMMARY | | | | | | |
|---------------------|-----------------------------------|---------------------------------|-----------------------|--|--|--|
| V _{DS} (V) | R _{DS(on)} (Ω) | I _D (A) ^a | Q _g (TYP.) | | | |
| | 0.090 at V _{GS} = -4.5 V | -2.6 | | | | |
| -20 | 0.119 at V _{GS} = -2.5 V | -2.3 | 6 nC | | | |
| | 0.155 at V _{GS} = -1.8 V | -2 | | | | |

MICRO FOOT® 0.8 x 0.8





Marking Code: xx = AE

xxx = Date/Lot traceability code

Ordering Information:

Si8809EDB-T2-E1 (lead (Pb)-free and halogen-free)


FEATURES

- TrenchFET® power MOSFET
- Ultra small 0.8 mm x 0.8 mm outline
- Ultra thin 0.357 mm height
- Typical ESD protection 1000 V HBM
- · High speed switching
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

ROHS COMPLIANT HALOGEN FREE

APPLICATIONS

- Portable devices such as cell phones, smart phones, tablet PCs and media players
 - Load switch
 - Battery switch



P-Channel MOSFET

| PARAMETER | SYMBOL LIMIT | | UNIT | | |
|--|------------------------|---|-------------------|-----|--|
| Drain-Source Voltage | | V _{DS} | -20 | .,, | |
| Gate-Source Voltage | | V _{GS} | ± 8 | V | |
| | T _A = 25 °C | | -2.6 ^a | | |
| Continuous Dunin Courset (T., 150 °C) | T _A = 70 °C | Ι. Γ | -2.1 ^a | | |
| Continuous Drain Current (T _J = 150 °C) | T _A = 25 °C | I _D | -1.9 ^b | | |
| | T _A = 70 °C | | -1.5 ^b | Α | |
| Pulsed Drain Current (t = 300 μs) | | I _{DM} | -13 | | |
| | T _A = 25 °C | | -0.7 ^a | | |
| Continuous Source-Drain Diode Current | T _A = 25 °C | I _S | -0.4 ^b | | |
| | T _A = 25 °C | | 0.9 ^a | | |
| | T _A = 70 °C | 1 | 0.6 ^a | | |
| Maximum Power Dissipation | T _A = 25 °C | P _D | 0.5 ^b | W | |
| | T _A = 70 °C | Ī | 0.3 b | | |
| Operating Junction and Storage Temperature Range | | T _J , T _{stg} -55 to +150 | | °C | |
| Soldering Recommendations (Peak Tempera | | 260 | | | |

| THERMAL RESISTANCE RATINGS | | | | | | | |
|----------------------------------|---------|-------------------|---------|------|--------|--|--|
| PARAMETER | SYMBOL | TYPICAL | MAXIMUM | UNIT | | | |
| Maximum Junction-to-Ambient a, d | + < 5 o | D | 105 | 135 | °C /// | | |
| Maximum Junction-to-Ambient b, e | t ≤ 5 s | R _{thJA} | 200 | 260 | °C/W | | |

Notes

- a. Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.
- b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 5 s.
- c. Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.
- d. Maximum under steady state conditions is 185 °C/W.

S15-0346-Rev. C, 23-Feb-15

e. Maximum under steady state conditions is 330 °C/W.



Vishay Siliconix


| PARAMETER SYMBO | | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|-------------------------|---|------|-------|-------|--------|
| Static | | | | | | |
| Drain-Source Breakdown Voltage | V _{DS} | V _{GS} = 0, I _D = -250 μA | -20 | - | - | V |
| V _{DS} Temperature Coefficient | $\Delta V_{DS}/T_{J}$ | L 050 A | | -9 | - | m\//°C |
| V _{GS(th)} Temperature Coefficient | $\Delta V_{GS(th)}/T_J$ | I _D = -250 μA | = | 2.1 | - | mV/°C |
| Gate-Source Threshold Voltage | V _{GS(th)} | $V_{DS} = V_{GS}$, $I_D = -250 \mu A$ | -0.4 | - | -0.9 | V |
| Cata Sauraa Laakaga | I _{GSS} | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$ | - | - | ± 1 | μΑ |
| Gate-Source Leakage | | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$ | - | - | ± 10 | |
| Zero Gate Voltage Drain Current | I _{DSS} | V= -20 V, V _{GS} = 0 V | - | - | -1 | |
| 2010 Gate Veltage Brain Garront | | $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$ | - | - | -10 | |
| On-State Drain Current a | I _{D(on)} | $V \le -10 \text{ V}, V_{GS} = -4.5 \text{ V}$ | -5 | - | - | Α |
| | | $V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$ | - | 0.075 | 0.090 | Ω |
| Drain-Source On-State Resistance ^a | R _{DS(on)} | V _{GS} = -2.5 V, I _D = -1.5 A | - | 0.097 | 0.119 | |
| | | $V_{GS} = -1.8 \text{ V}, I_D = -0.5 \text{ A}$ | - | 0.125 | 0.155 | |
| Forward Transconductance a | 9 _{fs} | $V_{DS} = -10 \text{ V}, I_D = -1.5 \text{ A}$ | - | 8 | - | S |
| Dynamic ^b | | | | | | |
| Total Gate Charge | Qg | $V_{DS} = -10 \text{ V}, V_{GS} = -8 \text{ V}, I_D = -1.5 \text{ A}$ | - | 9.8 | 15 | |
| Total date charge | | | - | 6 | 10 | |
| Gate-Source Charge | Q_{gs} | $V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -1.5 \text{ A}$ | - | 0.8 | - | nC |
| Gate-Drain Charge | Q_{gd} | | = | 1.85 | - | |
| Gate Resistance | R_g | f = 1 MHz | - | 10 | - | Ω |
| Turn-On Delay Time | t _{d(on)} | | - | 15 | 30 | |
| Rise Time | t _r | $V_{DD} = -10 \text{ V}, R_L = 3.7 \Omega$ | - | 20 | 40 | _ |
| Turn-Off Delay Time | t _{d(off)} | $I_D \cong -1.5 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$ | - | 30 | 60 | |
| Fall Time | t _f | | - | 10 | 20 | |
| Turn-On Delay Time | t _{d(on)} | | - | 10 | 20 | ns |
| Rise Time | t _r | $V_{DD} = -10 \text{ V, R}_{L} = 3.7 \Omega$ | - | 10 | 20 | - |
| Turn-Off Delay Time | t _{d(off)} | $I_D \cong -1.5 \text{ A}, V_{GEN} = -8 \text{ V}, R_g = 1 \Omega$ | - | 25 | 50 | |
| Fall Time | t _f | | - | 7 | 15 | |
| Drain-Source Body Diode Characteristic | s | | | | | , |
| Continuous Source-Drain Diode Current | I _S | T _C = 25 °C | - | - | -0.7 | |
| Pulse Diode Forward Current | I _{SM} | | - | - | -13 | Α |
| Body Diode Voltage | V _{SD} | $I_S = -1.5 \text{ A}, V_{GS} = 0$ | - | -0.8 | -1.2 | V |
| Body Diode Reverse Recovery Time | t _{rr} | | - | 20 | 40 | ns |
| Body Diode Reverse Recovery Charge | Q _{rr} | I _F = -1.5 A, | - | 10 | 20 | nC |
| Reverse Recovery Fall Time | ta | di/dt = 100 A/μs, T _J = 25 °C | - | 15 | - | ns |
| Reverse Recovery Rise Time | t _b | 1 | = | 5 | - | |

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Gate Current vs. Gate-Source Voltage




Output Characteristics




On-Resistance vs. Drain Current



Gate Current vs. Gate-Source Voltage




Transfer Characteristics




Capacitance







Gate Charge




On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage



Source-Drain Diode Forward Voltage




Threshold Voltage





Single Pulse Power (Junction-to-Ambient)





Safe Operating Area, Junction-to-Ambient






Current Derating*


Note When mounted on 1" x 1" FR4 with full copper.

 $^{^*}$ The power dissipation P_D is based on $T_{J \, (max.)} = 150 \, ^{\circ}\text{C}$, using junction-to-ambient thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient (On 1" x 1" FR4 Board with Maximum Copper)




Normalized Thermal Transient Impedance, Junction-to-Ambient (On 1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63301.


www.vishay.com


Vishay Siliconix


MICRO FOOT®: 4-Bump (0.8 mm x 0.8 mm, 0.4 mm Pitch)



Mark on Backside of die







Notes

- (1) Laser mark on the backside surface of die
- (2) Bumps are 95.5 % Sn,3.8 % Ag,0.7 % Cu
- (3) "i" is the location of pin 1
- (4) "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- (5) Non-solder mask defined copper landing pad.

| DIM. | MILLIMETERS a | | | INCHES | | | |
|------|---------------|-------|-------|--------|--------|--------|--|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | |
| Α | 0.328 | 0.365 | 0.402 | 0.0129 | 0.0144 | 0.0158 | |
| A1 | 0.136 | 0.160 | 0.184 | 0.0053 | 0.0062 | 0.0072 | |
| A2 | 0.192 | 0.205 | 0.218 | 0.0076 | 0.0081 | 0.0086 | |
| b | 0.200 | 0.220 | 0.240 | 0.0078 | 0.0086 | 0.0094 | |
| b1 | 0.175 | | | 0.0068 | | | |
| е | 0.400 | | | 0.0157 | | | |
| S | 0.160 | 0.180 | 0.200 | 0.0062 | 0.0070 | 0.0078 | |
| D | 0.720 | 0.760 | 0.800 | 0.0283 | 0.0299 | 0.0314 | |
| K | 0.040 | 0.070 | 0.100 | 0.0015 | 0.0027 | 0.0039 | |

Note

a. Use millimeters as the primary measurement.

ECN: T15-0053-Rev. A, 16-Feb-15 DWG: 6033

Revision: 16-Feb-15 1 Document Number: 69442



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.