

# EN55022B Compliant 58V, 4A Step-Down DC/DC µModule Regulator

## **FEATURES**

- Complete Low EMI Switch Mode Power Supply
- EN55022 Class B Compliant
- Wide Input Voltage Range: 3.1V to 58V
- Up to 4A Output Current
- Output Voltage Range:  $0.5V \le V_{OUT} \le 0.94 \cdot V_{IN}$
- ±1.67% Total DC Output Voltage Error Over Line, Load and Temperature (-40°C to 125°C)
- Parallel and Current Share with Multiple LTM4653s
- Analog Output Current Indicator
- Programmable Input Voltage Limiting
- Constant-Frequency Current Mode Control
- Power Good Indicator and Programmable Soft-Start
- Overcurrent/Overvoltage/Overtemperature Protection
- 15mm × 9mm × 5.01mm BGA Package

## **APPLICATIONS**

- Avionics, Industrial Control and Test Equipment
- Video, Imaging and Instrumentation
- 48V Telecom and Network Power Supplies
- RF Systems

## DESCRIPTION

The LTM®4653 is an ultralow noise 58V, 4A DC/DC step-down  $\mu$ Module® regulator designed to meet the radiated emissions requirements of EN55022. Conducted emission requirements can be met by adding standard filter components. Included in the package are the switching controller, power MOSFETs, inductor, filters and support components.


Operating over an input voltage range of 3.1V to 58V, the LTM4653 supports an output voltage range of 0.5V to 94% of  $V_{IN}$ , and a switching frequency range of 250kHz to 3MHz (400kHz default), each set by a single resistor. For high load currents, the LTM4653 can be paralleled in PolyPhase® operation and synchronized to an external clock. Only the bulk input and output filter capacitors are needed to finish the design.

The LTM4653 is offered in a 15mm × 9mm × 5.01mm BGA package with SnPb or RoHS compliant terminal finish.


All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 5705919, 5847554, 6580258.

## TYPICAL APPLICATION

## 4A, 24V Output Low EMI DC/DC µModule Regulator with Analog Output Current Indicator



## Radiated Emission Scan in a 10m Chamber LTM4653 Delivering 24V $_{\rm OUT}$ at 3.5A, from 48V $_{\rm IN}$



Rev. B


1

## **ABSOLUTE MAXIMUM RATINGS**

All Voltages Relative to V<sub>OUT</sub>-, Unless Otherwise Indicated

Terminal Voltages
V <sub>IN</sub> , V <sub>D</sub> , SV <sub>IN</sub> , SW, ISETa, V <sub>OUT</sub> , V <sub>OSNS</sub> 0.3V to 60V
GND, ISETb, EXTV <sub>CC</sub> 0.3V to 28V
RUN GND -0.3V to PGND 60V
INTV <sub>CC</sub> , PGDFB, VINREG, COMPa, COMPb,
IMONa, IMONb0.3V to 4V
f <sub>SET</sub> 0.3V to INTV <sub>CC</sub>
CLKIN, PGOOD (Relative to GND)0.3V to 6V
Terminal Currents
INTV <sub>CC</sub> Peak Output Current (Note 8)30mA
TEMP+1mA to 10mA
TEMP <sup>-</sup> –10mA to 1mA
Temperatures
Internal Operating Temperature Range
(Note 2)40°C to 125°C
Storage Temperature Range55°C to 125°C
Peak Solder Reflow Package
Body Temperature245°C

## PIN CONFIGURATION



BGA PACKAGE 77-PIN (15mm × 9mm × 5.01mm)  $T_{J(MAX)} = 125$ °C;  $\theta_{JA} = 15.5$ °C/W;  $\theta_{\text{JCtop}} = 20.6^{\circ}\text{C/W}; \ \theta_{\text{JCbot}} = 5.1^{\circ}\text{C/W}; \ \text{WEIGHT} = 1.8 \ \text{GRAMS}$ 

#### NOTES:

- 1)  $\theta$  VALUES ARE DETERMINED BY SIMULATION PER JESD51 CONDITIONS.
- 2)  $\theta_{JA}$  VALUE IS OBTAINED WITH DEMO BOARD.
- 3) REFER TO APPLICATION INFORMATION SECTION FOR LAB MEASUREMENT AND DERATING INFORMATION.

## ORDER INFORMATION

		PART M	ARKING*	PACKAGE	MSL	TEMPERATURE RANGE
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	TYPE	RATING	(SEE NOTE 2)
LTM4653EY#PBF	SAC305 (RoHS)	LTM4653Y	e1	BGA	3	-40°C to 125°C
LTM4653IY#PBF	SAC305 (RoHS)	LTM4653Y	e1	BGA	3	-40°C to 125°C
LTM4653IY	SnPb (63/37)	LTM4653Y	e0	BGA	3	-40°C to 125°C

- · Contact the factory for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.
- · Recommended LGA and BGA PCB Assembly and Manufacturing **Procedures**
- LGA and BGA Package and Tray Drawings

For more information on lead free part marking, go to: http://www.adi.com/

For more information on tape and reel specifications, go to: http://www.adi. com/tapeandreel/

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2).  $T_A = 25\,^{\circ}\text{C}$ , Test Circuit,  $V_{\text{IN}} = SV_{\text{IN}} = 48V$ , EXTV<sub>CC</sub> = 24V, RUN = 3.3V,  $R_{\text{ISET}} = 480k$ ,  $R_{\text{ISET}} = 57.6k$ ,  $f_{\text{SW}} = 1.5 \text{MHz}$  (CLKIN driven with 1.2MHz clock signal), unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SV <sub>IN(DC)</sub> , V <sub>IN(DC)</sub>	Input DC Voltage		•	3.1		58	V
V <sub>OUT(RANGE)</sub>	Range of Output Voltage Regulation	0.5V ≤ ISETa to SGND ≤ 0.94V <sub>IN</sub> , I <sub>OUT</sub> = 0A (See Note 6)	•	0.5		0.94V <sub>IN</sub>	V
V <sub>OUT(24VDC)</sub>	Output Voltage Total Variation with Line and Load at V <sub>OUT</sub> = 24V	$28V \le V_{IN} \le 58V,~0A \le I_{OUT} \le 4A,~C_{INH} = 4.7 \mu F,~C_D = 4.7 \mu F,~C_{OUTH} = 47 \mu F \times 2,~CLKIN~driven~with~1.5MHz~Clock$	•	23.6	24	24.4	V
V <sub>OUT(0.5VDC)</sub>	Output Voltage Total Variation with Line and Load at V <sub>OUT</sub> = 0.5V	$\begin{array}{l} \text{Measuring V}_{OSNS} \text{ to ISETa} \\ 3.1 \text{V} \leq \text{V}_{IN} \leq 13.2 \text{V},  0\text{A} \leq \text{I}_{OUT} \leq 4\text{A},  C_{INH} = 4.7 \mu\text{F}, \\ \text{C}_D = 4.7 \mu\text{F},  C_{OUTH} = 47 \mu\text{F} \times 2,  \text{ISETa} = 500 \text{mV}, \\ \text{R}_{fSET} = \text{N/U}  (\text{Note 5}) \end{array}$	•	-15	0	15	mV
Input Specification	is						
V <sub>IN(UVL0)</sub>	SV <sub>IN</sub> Undervoltage Lockout Threshold	SV <sub>IN</sub> Rising SV <sub>IN</sub> Falling Hysteresis	•	2.4 150	2.85 2.6 250	3.1 2.9	V V mV
V <sub>IN(OVLO)</sub>	SV <sub>IN</sub> Overvoltage Lockout Rising	(Note 4)		64	68		V
V <sub>IN(HYS)</sub>	SV <sub>IN</sub> Overvoltage Lockout Hysteresis	(Note 4)			2	4	V
I <sub>INRUSH(VIN)</sub>	Input Inrush Current at Start-Up	$C_{INH}$ = 4.7 $\mu$ F, $C_{D}$ = 4.7 $\mu$ F, $C_{OUTH}$ = 47 $\mu$ F ×2; $I_{OUT}$ = 0A, ISETa Electrically Connected to ISETb			300		mA
I <sub>Q(SVIN)</sub>	Input Supply Bias Current	Shutdown, RUN = GND RUN = V <sub>IN</sub>			16 450	30	μA μA
I <sub>S(VIN, FCM)</sub>	Input Supply Current	CLKIN Open Circuit, I <sub>OUT</sub> = 4A			2.1		А
I <sub>S(VIN, SHUTDOWN)</sub>	Input Supply Current in Shutdown	Shutdown, RUN = GND			4		μА
Output Specification	ons						
I <sub>OUT</sub>	V <sub>OUT</sub> Output Continuous Current Range	(Note 3)		0		4	А
$\Delta V_{OUT(LINE)}/V_{OUT}$	Line Regulation Accuracy	$I_{OUT} = 0A, 28V \le V_{IN} \le 58V$	•		0.05	0.1	%
$\Delta V_{OUT(LOAD)}/V_{OUT}$	Load Regulation Accuracy	$V_{IN} = 48V$ , $0A \le I_{OUT} \le 4A$	•		0.05	0.75	%
V <sub>OUT(AC)</sub>	Output Voltage Ripple, V <sub>OUT</sub>	V <sub>IN</sub> = 12V, ISETa = 5V			2		mV <sub>P-P</sub>
$f_S$	V <sub>OUT</sub> Ripple Frequency	ISETa = 5V, R <sub>fSET</sub> = 57.6k, CLKIN Open Circuit	•	1.7	1.95	2.2	MHz
$\Delta V_{OUT(START)}$	Turn-On Overshoot				8		mV
†START	Turn-On Start-Up Time	Delay Measured from V <sub>IN</sub> Toggling from 0V to 48V to PG00D Exceeding 3V; PG00D Having a 100k Pull-Up to 3.3V, VPGFB Resistor-Divider Network as Shown in Test Circuit, R <sub>ISETa</sub> = 480k, ISETa Electrically Connected to ISETb and CLKIN Driven with 1.5MHz Clock	•		4	9	ms
$\Delta V_{OUT(LS)}$	Peak Output Voltage Deviation for Dynamic Load Step	$I_{OUT}$ : 0A to 2A and 2A to 0A Load Steps in 1µs, $C_{OUTH}$ = 47µF $\times 2$			400		mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	$I_{OUT}$ : 0A to 2A and 2A to 0A Load Steps in 1µs, $C_{OUTH} = 47 \mu F \times 2$			50		μѕ
I <sub>OUT(OCL)</sub>	I <sub>OUT</sub> Output Current Limit				5.5		А
Control Section							
I <sub>ISETa</sub>	Reference Current of ISETa Pin	$\begin{aligned} &V_{ISETa} = 0.5V,  3.1V \leq V_{IN} \leq 13.2V \\ &V_{ISETa} = 24V,  28V \leq V_{IN} \leq 58V \end{aligned}$	•	49.3 49	50 50	50.7 51	μA μA
I <sub>VOSNS</sub>	V <sub>OSNS</sub> Leakage Current	V <sub>IN</sub> = SV <sub>IN</sub> = RUN = ISETa = 58V			600	_	μА
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 4)			60		ns

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2).  $T_A = 25^{\circ}C$ , Test Circuit,  $V_{IN} = SV_{IN} = 48V$ , EXTV $_{CC} = 24V$ , RUN = 3.3V,  $R_{ISET} = 480k$ ,  $R_{ISET} = 57.6k$ ,  $f_{SW} = 1.5$ MHz (CLKIN driven with 1.2MHz clock signal), unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>RUN</sub>	RUN Turn-On/-Off Thresholds	RUN Input Turn-On Threshold, RUN Rising RUN Hysteresis	•	1.08	1.2 130	1.32	V mV
I <sub>RUN</sub>	RUN Leakage Current	RUN = 3.3V	•		0.1	50	nA
Oscillator and Pha	ase-Locked Loop (PLL)						
fosc	Oscillator Frequency Accuracy	V <sub>IN</sub> = 12V, ISETa = 5V, and: f <sub>SET</sub> Open Circuit R <sub>fSET</sub> = 57.6k (See f <sub>s</sub> Specification)	•	360	400 1.95	440	kHz MHz
f <sub>SYNC</sub>	PLL Synchronization Capture Range	V <sub>IN</sub> = 12V, ISETa = 5V, CLKIN Driven with a GND- Referred Clock Toggling from 0.4V to 1.2V and Having a Clock Duty Cycle: From 10% to 90%; f <sub>SET</sub> Open Circuit From 40% to 60%; R <sub>fSET</sub> = 57.6k		250 1.3		550 3	kHz MHz
V <sub>CLKIN</sub>	CLKIN Input Threshold	V <sub>CLKIN</sub> Rising V <sub>CLKIN</sub> Falling		1.2		0.4	V
I <sub>CLKIN</sub>	CLKIN Input Current	V <sub>CLKIN</sub> = 5V V <sub>CLKIN</sub> = 0V		-20	230 -5	500	μA μA
Power Good Feed	back Input and Power Good Output						
OV <sub>PGDFB</sub>	Output Overvoltage PGOOD Upper Threshold	PGDFB Rising	•	620	645	675	mV
UV <sub>PGDFB</sub>	Output Undervoltage PGOOD Lower Threshold	PGDFB Falling	•	525	555	580	mV
$\Delta V_{PGDFB}$	PGOOD Hysteresis	PGDFB Returning			8		mV
R <sub>PGDFB</sub>	Resistor Between PGDFB and SGND			4.94	4.99	5.04	kΩ
R <sub>PG00D</sub>	PGOOD Pull-Down Resistance	$V_{PGOOD} = 0.1V$ , $V_{PGDFB} < UV_{PGDFB}$ or $V_{PGDFB} > 0V_{PGDFB}$			700	1500	Ω
I <sub>PGOOD(LEAK)</sub>	PGOOD Leakage Current	$V_{PGOOD} = 3.3V$ , $UV_{PGDFB} < V_{PGDFB} < 0V_{PGDFB}$			0.1	1	μА
t <sub>PGOOD(DELAY)</sub>	PGOOD Delay	PGOOD Low to High (Note 4) PGOOD High to Low (Note 4)		1	6/f <sub>SW(H</sub> 64/f <sub>SW(H</sub>	z) z)	S S
<b>Current Monitor a</b>	nd Input Voltage Regulation Pins						
h <sub>IMONa</sub>	I <sub>OUT</sub> /I <sub>IMONa</sub>	Ratio of $V_{OUT}$ Output Current to $I_{IMONa}$ Current, $I_{OUT} = 4A$	•	36	40	44	k
I <sub>OS(IMON)</sub>	I <sub>MONa</sub> Offset Current	$I_{\text{IMONa}}$ at $I_{\text{OUT}} = 0A$		-5		5	μΑ
I <sub>MONb</sub> Resistor	Resistor Between I <sub>MONb</sub> and SGND			9.8	10	10.2	kΩ
V <sub>IMONa</sub>	I <sub>MONa</sub> Servo Voltage	IMONa Voltage During Output Current Regulation	•	1.9	2.0	2.1	V
V <sub>VINREG</sub>	VINREG Servo Voltage	VINREG Voltage During Output Current Regulation	•	1.8	2.0	2.2	V
I <sub>VINREG</sub>	VINREG Leakage Current	VINREG = 2V			1		nA
INTV <sub>CC</sub> Regulator							
V <sub>INTVCC</sub>	Channel Internal V <sub>CC</sub> Voltage, No INTV <sub>CC</sub> Loading (I <sub>INTVCC</sub> = 0mA)	$3.6V \le SV_{IN} \le 58V$ , EXTV <sub>CC</sub> = Open Circuit $5V \le SV_{IN} \le 58V$ , $3.2V \le EXTV_{CC} \le 26.5V$		3.15 2.85	3.4 3.0	3.65 3.15	V
V <sub>EXTVCC(TH)</sub>	EXTV <sub>CC</sub> Switchover Voltage	(Note 4)			3.15		V
ΔV <sub>INTVCC</sub> (LOAD)/V <sub>INTVCC</sub>	INTV <sub>CC</sub> Load Regulation	0mA ≤ I <sub>INTVCC</sub> ≤ 30mA		-2	0.5	2	%

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2).  $T_A = 25^{\circ}C$ , Test Circuit,  $V_{IN} = SV_{IN} = 48V$ , EXTV<sub>CC</sub> = 24V, RUN = 3.3V,  $R_{ISET} = 480k$ ,  $R_{fSET} = 57.6k$ ,  $f_{SW} = 1.5$ MHz (CLKIN driven with 1.2MHz clock signal), unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		TYP	MAX	UNITS
Temperature Senso	•					
$\Delta V_{TEMP}$	Temperature Sensor Forward Voltage, V <sub>TEMP</sub> + to V <sub>TEMP</sub> -	$I_{TEMP}^+$ = 100μA and $I_{TEMP}^-$ = -100μA at $T_A$ = 25°C		0.6		V
$TC_{\DeltaV(TEMP)}$	ΔV <sub>TEMP</sub> Temperature Coefficient			-2.0		mV/°C

**Note 1:** Stresses beyond those listing under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating conditions for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4653 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4653E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4653I is guaranteed to meet specifications over the full internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** See output current derating curves for different  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$ , and  $T_{\text{A}}$ , located in the Applications Information section.

**Note 4:** Minimum on-time, V<sub>IN</sub> Overvoltage Lockout and Overvoltage Lockout Hysteresis, and EXTV<sub>CC</sub> Switchover Threshold are tested at wafer sort.


**Note 5:** To ensure minimum on time criteria is met,  $V_{OUT(0.5VDC)}$  high-line regulation is tested at 13.2 $V_{IN}$  with  $f_{SET}$  and CLKIN open circuit. See the Applications Information section.

Note 6: See Applications Information Section for Dropout Criteria.

**Note 7:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 8:** The INTV $_{CC}$  Abs Max peak output current is specified as the sum of current drawn by circuits internal to the module biased off of INTV $_{CC}$  and current drawn by external circuits biased off of INTV $_{CC}$ . See the Applications Information section.

## TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C, unless otherwise noted.



## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.




FIGURE 32 CIRCUIT,  $48V_{IN}$ ,  $C_{INH}=C_D=4.7\mu\text{F}$ ,  $C_{OUT}=22\mu\text{F} \times 2$ ,  $R_{fSET}=124k$ ,  $R_{ISET}=240k$ ,  $R_{PGDFB}=95.3k$ ,  $C_{TH}=10n\text{F}$ ,  $R_{TH}=562\Omega$ ,  $R_{EXTVCC}=49\Omega$ ,  $C_{EXTVCC}=1\mu\text{F}$ , NO LOAD

#### Start-Up, 4A Load




FIGURE 32 CIRCUIT,  $48V_{IN}$ ,  $C_{INH} = C_D = 4.7 \mu F$ ,  $C_{OUT} = 22 \mu F \times 2$ ,  $R_{fSET} = 124 k$ ,  $R_{ISET} = 240 k$ ,  $R_{FGDFB} = 95.3 k$ ,  $C_{TH} = 10 n F$ ,  $R_{TH} = 562 \Omega$ ,  $R_{EXTVCC} = 49.9 \Omega$ ,  $C_{EXTVCC} = 1 \mu F$ ,  $3\Omega$  RESISTIVE LOAD

#### Start-Up, Pre-Bias




FIGURE 32 CIRCUIT,  $48V_{IN}$ ,  $C_{INH} = C_D = 4.7 \mu F$ ,  $C_{OUT} = 22 \mu F \times 2$ ,  $R_{ISET} = 124 k$ ,  $R_{ISET} = 240 k$ ,  $R_{PGDFB} = 95.3 k$ ,  $C_{TH} = 10n F$ ,  $R_{TH} = 562 \Omega$ ,  $R_{EXTVCC} = 49.9 \Omega$ ,  $C_{EXTVCC} = 1 \mu F$ ,  $V_{OUT}$  PRE-BIASED TO 5V THROUGH 1N4148 DIODE

#### **Short-Circuit, No Load**




FIGURE 32 CIRCUIT,  $48V_{IN}$ ,  $C_{INH} = C_D = 4.7 \mu F$ ,  $C_{OUT} = 22 \mu F \times 2$ ,  $R_{fSET} = 124 k$ ,  $R_{ISET} = 240 k$ ,  $R_{PGDFB} = 95.3 k$ ,  $C_{TH} = 10 n F$ ,  $R_{TH} = 562 \Omega$ ,  $R_{EXTVCC} = 49.9 \Omega$ ,  $C_{EXTVCC} = 1 \mu F$ , NO LOAD PRIOR TO APPLICATION OF OUTPUT SHORT-CIRCUIT

#### Short-Circuit, 4A Load




FIGURE 32 CIRCUIT,  $48V_{IN}$ ,  $C_{INH} = C_D = 4.7\mu\text{F}$ ,  $C_{OUT} = 22\mu\text{F} \times 2$ ,  $R_{fSET} = 124k$ ,  $R_{ISET} = 240k$ ,  $R_{PGDFB} = 95.3k$ ,  $C_{TH} = 10n\text{F}$ ,  $R_{TH} = 562\Omega$ ,  $R_{EXTVCC} = 49.9\Omega$ ,  $C_{EXTVCC} = 1\mu\text{F}$ ,  $3\Omega$  RESISTIVE LOAD PRIOR TO APPLICATION OF OUTPUT SHORT-CIRCUIT

## PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

 $V_{IN}$  (A1-A3, B3): Power Input Pins. Apply input voltage and input decoupling capacitance directly between  $V_{IN}$  and a ground (PGND) plane.

 $V_D$  (A4, B4, C4): Drain of the Converter's Primary Switching MOSFET. Apply at minimum one 4.7 $\mu$ F high frequency ceramic decoupling capacitor directly from  $V_D$  to PGND. Give this capacitor higher layout priority (closer proximity to the module) than any  $V_{IN}$  decoupling capacitors.

**PGND (A5, B5, C5, D5, E5, F5, G4-5, H3, H5, J3-J5, K4-K5, L4-L5):** Power Ground Pins of the LTM4653. Connect all pins to the application's PGND plane.

NC (A6-A7, B2, B6-B7, C6-C7, D6-D7, E6-E7, F6-F7, G6-G7, H6-H7, K6-K7, L6-L7): No connect pins, i.e., pins with no internal connection. The NC pins predominantly serve to provide improved mounting of the module to the board. In one's layout, NC pins are permitted to remain electrically unconnected or can be connected as desired, e.g., connected to a GND plane for heat-spreading purposes and/or to facilitate routing.

**CLKIN (B1):** Mode Select and Oscillator Synchronization Input. Leave CLKIN open circuit for forced continuous mode operation. Alternatively, this pin can be driven to synchronize the switching frequency of the LTM4653 to a clock signal. In this condition, the LTM4653 operates in forced continuous mode and the cycle-by-cycle turnon of the primary power MOSFET  $M_T$  is coincident with the rising edge of the clock applied to CLKIN. Note the synchronization range of CLKIN is approximately  $\pm 40\%$  of the oscillator frequency programmed by the  $f_{SET}$  pin. (See the Applications Information section.)

**IMONb (C1):** Power Inductor Analog Indicator Current Default Termination R-C Network. A 10k resistor in parallel with a 10nF capacitor and terminating to SGND connect to this pin. Connect IMONb to IMONa to achieve default power inductor analog indicator current characteristics: 1V at full-scale (4A) load current. (See IMONa.)

**IMONa (C2):** Power Inductor Current Analog Indicator Pin and Current Limit Programming Pin. The current flowing out of this pin is equal to 1/40,000 of the average power inductor current. To construct a voltage ( $V_{IMONa}$ ) that is proportional to the power inductor current, optionally apply a parallel resistor-capacitor network to this pin and terminate it to SGND.

IMONa can be connected to IMONb if the default resistor-capacitor termination network provided by IMONb is desired: 1V at full-scale (4A) load current. (See IMONb.) If this analog indicator feature is not desired, connect IMONa to SGND.

If IMONa ever exceeds a trip threshold of approximately 2V, an IMON control loop servos  $V_{OUT}$  to decrease power inductor current and thus regulate IMONa at 2V. In this manner, the average current limit inception threshold of the LTM4653 can be configured. (See the Applications Information section.)

 $SV_{IN}$  (C3): Input Voltage Supply for Small-Signal Circuits.  $SV_{IN}$  is the input to the INTV<sub>CC</sub> LDO. Connect  $SV_{IN}$  directly to  $V_{IN}$ . No decoupling capacitor is needed on this pin.

**PGOOD (D1):** Power Good Indicator, Open-Drain Output Pin. PGOOD is high impedance when PGDFB is within approximately ±7.5% of 0.6V. PGOOD is pulled to GND when PGDFB is outside this range.

**PGDFB (D2):** Power Good Feedback Programming Pin. Connect PGDFB to  $V_{OSNS}$  through a resistor,  $R_{PGDFB}$ .  $R_{PGDFB}$  configures the voltage threshold of  $V_{OUT}$  for which PGOOD toggles its state. If the PGOOD feature is used, set  $R_{PGDFB}$  to:

$$R_{PGDFB} = \left(\frac{V_{OUT}}{0.6V} - 1\right) \cdot 4.99k$$

otherwise, leave PGDFB open circuit.

A small filter capacitor (220pF) internal to the LTM4653 on this pin provides high frequency noise immunity for the PGOOD output indicator.

## PIN FUNCTIONS

**VINREG (D3):** Input Voltage Regulation Programming Pin. Optionally connect this pin to the midpoint node formed by a resistor-divider between  $V_D$  and SGND. When the voltage on VINREG falls below approximately 2V, a VINREG control loop servos  $V_{OUT}$  to decrease the power inductor current and thus regulate VINREG at 2V. (See the Applications Information section.)

If this input voltage regulation feature is not desired, connect VINREG to INTV $_{\rm CC}$ .

**GND (D4):** Ground Pin of the LTM4653. Electrically connect to the application's PGND plane.

**COMPb** (E1): Internal Loop Compensation Network. For most applications, the internal, default loop compensation of the LTM4653 is suitable to apply "as is", and yields very satisfactory results: apply the default loop compensation to the control loop by simply connecting COMPa to COMPb. When more specialized applications require a personal touch to the optimization of control loop response, this can be accomplished by connecting a series resistor-capacitor network from COMPa to SGND—and leaving COMPb open circuit.

**COMPa (E2):** Current Control Threshold and Error Amplifier Compensation Node. The trip threshold of LTM4653's current comparator increases with a corresponding rise in COMPa voltage. A small filter cap (10pF) internal to the LTM4653 on this pin introduces a high-frequency roll-off of the error-amplifier response, yielding good noise rejection in the control-loop. COMPa is often electrically connected to COMPb in one's application, thus applying default loop compensation. Loop compensation (a series resistor-capacitor) can be applied externally to COMPa if desired or needed, instead. (See COMPb.)

**f<sub>SET</sub> (E3):** Oscillator Frequency Programming Pin. The default switching frequency of the LTM4653 is 400kHz. Often, it is necessary to increase the programmed frequency by connecting a resistor between  $f_{SET}$  and SGND. (See the Applications Information section.) Note that the synchronization range of CLKIN is approximately  $\pm 40\%$  of the oscillator frequency programmed by the  $f_{SET}$  pin.

**SGND** (E4, G2, H2): Signal Ground Pins of the LTM4653. Connect Pin H2 to PGND directly under the LTM4653. The SGND pins at locations E4 and G2 are electrically connected to each other internal to the module, and thus it is only necessary to connect one SGND pin to PGND under the module. The remaining SGND pins can be used for redundant connectivity or routed to an ICT test point for design-for-test considerations, as desired.

**ISETb** (F1): 1.5nF Soft-Start Capacitor. Connect ISETb to ISETa to achieve default soft-start characteristics, if desired. See ISETa.

**ISETa (F2):** Accurate  $50\mu A$  Current Source. Positive input to the error amplifier. Connect a resistor (R<sub>ISET</sub>) from this pin to SGND to program the desired LTM4653 output voltage,  $V_{OUT} = R_{ISET} \bullet 50\mu A$ . A capacitor can be connected from ISETa to SGND to soft-start the output voltage and reduce start-up inrush current. Connect ISETa to ISETb in order to achieve default soft-start, if desired. (See ISETb.)

In addition, the output of the LTM4653 can track a voltage applied between the ISETa pin and the SGND pins. (See the Applications Information section.)

**EXTV**<sub>CC</sub> (F3): External Bias, Auxiliary Input to the INTV<sub>CC</sub> Regulator. When EXTV<sub>CC</sub> exceeds 3.2V and SV<sub>IN</sub> exceeds 5V, the INTV<sub>CC</sub> LDO derives power from EXTV<sub>CC</sub> bias instead of the SV<sub>IN</sub> path. This technique can reduce LDO losses considerably, resulting in a corresponding reduction in module junction temperature. For applications in which  $4V \le V_{OUT} \le 26.5V$ , connect EXTV<sub>CC</sub> to  $V_{OUT}$  through a resistor. (See the Applications Information section for resistor value.) When taking advantage of this EXTV<sub>CC</sub> feature, locally decouple EXTV<sub>CC</sub> to PGND with a 1µF ceramic—otherwise, leave EXTV<sub>CC</sub> open circuit.

**RUN (F4):** Run Control Pin. A voltage above 1.2V commands the Module to regulate its output voltage. Undervoltage lockout (UVLO) can be implemented by connecting RUN to the midpoint node formed by a resistor-divider between  $V_{IN}$  and GND. RUN features 130mV of hysteresis. See the Applications Information section.

## PIN FUNCTIONS

**V**<sub>OSNS</sub> **(G1, H1):** Output Voltage Sense and Feedback Signal. Connect  $V_{OSNS}$  to  $V_{OUT}$  at the point of load (POL). Pins G1 and H1 are electrically connected to each other internal to the module, and thus it is only necessary to connect one  $V_{OSNS}$  pin to  $V_{OUT}$  at the POL. The remaining  $V_{OSNS}$  pin can be used for redundant connectivity or routed to an ICT test point for design-for-test considerations, as desired.

**INTV**<sub>CC</sub> **(G3):** Internal Regulator, 3.3V Nominal Output. Internal control circuits and MOSFET-drivers derive power from INTV<sub>CC</sub> bias. When operating 3.1V < SV<sub>IN</sub>  $\le$  58V, an LDO generates INTV<sub>CC</sub> from SV<sub>IN</sub> when RUN is logic high (RUN > 1.2V). No external decoupling is required. When RUN is logic low (RUN to GND < 1.2V), the INTV<sub>CC</sub> LDO is off, i.e., INTV<sub>CC</sub> is unregulated. (Also see EXTV<sub>CC</sub>.)


**SW** (H4): Switching Node of Switching Converter Stage. Used for test purposes. May be routed a short distance with a thin trace to a local test point to monitor switching action of the converter, if desired, but do not route near any sensitive signals; otherwise, leave electrically open circuit.

**TEMP+** (J1, J6): Temperature Sensor, Positive Input. Emitter of a 2N3906-genre PNP bipolar junction transistor (BJT). Optionally interface to temperature monitoring circuitry such as LTC®2997, LTC2990, LTC2974 or LTC2975. Otherwise leave electrically open. Pins J1 and J6 are electrically connected together internal to the LTM4653, and thus it is only necessary to connect one TEMP+ pin to monitoring circuitry. The remaining TEMP+ pin can be used for redundant connectivity or routed to an ICT test point for design-for-test considerations, as desired.

**TEMP**<sup>-</sup> **(J2, J7):** Temperature Sensor, Negative Input. Collector and base of a 2N3906-genre PNP bipolar junction transistor (BJT). Optionally interface to temperature monitoring circuitry such as LTC2997, LTC2990, LTC2974 or LTC2975. Otherwise leave electrically open. Pins J2 and J7 are electrically connected together internal to the LTM4653, and thus it is only necessary to connect one TEMP<sup>-</sup> pin to monitoring circuitry. The remaining TEMP<sup>-</sup> pin can be used for redundant connectivity or routed to an ICT test point for design-for-test considerations, as desired.


 $V_{OUT}$  (K1–K3, L1–L3): Power Output Pins of the LTM4653. Connect all pins to the application's power  $V_{OUT}$  plane. Apply the output filter capacitors and the output load between a power  $V_{OUT}$  plane and the application's PGND plane.

## SIMPLIFIED BLOCK DIAGRAM



\*SEE APPLICATIONS INFORMATION SECTION FOR MINIMUM ON-TIME AND DROPOUT CRITERIA.

## **TEST CIRCUIT**



## **DECOUPLING REQUIREMENTS** $T_A = 25$ °C. Refer to Test Circuit.

APPLICATION	SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Test Circuit	C <sub>INH</sub> , C <sub>D</sub>	External High Frequency Input Capacitor Requirement, $28V \le V_{IN} \le 58V$ , $V_{OUT} = 24V$	I <sub>OUT</sub> = 4A		9.4		μF
	C <sub>OUTH</sub>	External High Frequency Output Capacitor Requirement, $28V \le V_{IN} \le 58V$ , $V_{OUT} = 24V$	I <sub>OUT</sub> = 4A		22		μF

## **OPERATION**

#### **Power Module Description**

The LTM4653 is a nonisolated switch mode DC/DC step-down power supply. It can provide up to 4A output current with a few external input and output capacitors. Set by a single resistor,  $R_{\rm ISET}$ , the LTM4653 regulates a positive output voltage,  $V_{\rm OUT}$ .  $V_{\rm OUT}$  can be set to as low as 0.5V to as high as 0.94V  $_{\rm IN}$ . The LTM4653 operates from a positive input supply rail,  $V_{\rm IN}$ , between 3.1V and 58V. The typical application schematic is shown in Figure 32.

The LTM4653 contains an integrated constant-frequency current mode regulator, power MOSFETs, power inductor, EMI filter and other supporting discrete components. The nominal switching frequency range is from 400kHz to 3MHz, and the default operating frequency is 400kHz. It can be externally synchronized to a clock, from 250kHz to 3MHz. See the Applications Information section. The LTM4653 supports internal and external control loop compensation. Internal loop compensation is selected by connecting the COMPa and COMPb pins. Using internal loop compensation, the LTM4653 has sufficient stability margins and good transient performance with a wide range of output capacitors—even ceramic-only output capacitors. For external loop compensation, see the Applications Information section, LTpowerCAD® is available for transient load step and stability analysis. Input filter and noise cancellation circuitry reduces noise-coupling to the module's inputs and outputs, ensuring the module's electromagnetic interference (EMI) meets the limits of EN55022 Class B (see Figure 6 to Figure 8).

Pulling the RUN pin below 1.2V forces the LTM4653 into a shutdown state. A capacitor can be applied from ISETa to SGND to program the output voltage ramp-rate; or, the default LTM4653 ramp-rate can be set by connecting ISETa to ISETb; or, voltage tracking can be implemented by interfacing rail voltages to the ISETa pin. See the Applications Information section.

Multiphase operation can be employed by applying an external clock source to the LTM4653's synchronization input, the CLKIN pin. See the Typical Application section.

LDO losses within the module are reduced by connecting  $EXTV_{CC}$  to  $V_{OUT}$  through an RC-filter or by connecting  $EXTV_{CC}$  to a suitable voltage source.

IMONa is an analog output current indicator pin. It sources a current proportional to the LTM4653's load current. When IMONa is electrically connected to IMONb, the voltage on the IMONa/IMONb node is proportional to load current—with 1V corresponding to 4A load. IMONa can be interfaced to an external parallel-RC network instead of the one provided by IMONb. If IMONa ever exceeds 2V, a servo loop reduces the LTM4653's output current in order to keep IMONa at or below 2V. Through this servo mechanism, a parallel RC network can be connected to IMONa to implement an average current limit function—if desired. When the feature is not needed, connect IMONa to SGND.

The LTM4653 also features a spare control pin called VINREG with a 2V servo threshold, which can be used to reduce the input current draw during input line sag ("brownout") conditions. Connect VINREG to INTV $_{\rm CC}$  when this feature is not needed.

TEMP<sup>+</sup> and TEMP<sup>-</sup> pins give access to a diode-connected PNP transistor, making it possible to monitor the LTM4653's internal temperature—if desired.

External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 7 and the Test Circuit for recommended external component values.

## VIN to VOUT Step-Down Ratios

There are restrictions on the  $V_{IN}$  to  $V_{OUT}$  step-down ratio that the LTM4653 can achieve. The maximum duty cycle of the LTM4653 is 96% typical. The  $V_{IN}$  to  $V_{OUT}$  minimum dropout voltage is a function of load current when operating in high duty cycle applications. As an example,  $V_{OUT(24VDC)}$  from the Electrical Characteristics table highlights the LTM4653's ability to regulate  $24V_{OUT}$  at up to 4A from  $28V_{IN}$ , when running at a switching frequency,  $f_{SW}$ , of 1.5MHz.

At very low duty cycles, the LTM4653's on-time of  $M_T$  each switching cycle should be designed to exceed the LTM4653 control loop's specified minimum on-time of 60ns,  $t_{ON(MIN)}$ , (guardband to 90ns), i.e.:

$$\frac{D}{f_{SW}} > t_{ON(MIN)}$$

## **OPERATION**

where D (unitless) is the duty cycle of  $M_T$ , given by:

$$D = \frac{V_{OUT}}{V_{IN}}$$

In rare cases where the minimum on-time restriction is violated, the frequency of the LTM4653 automatically and gradually folds back down to approximately one-fifth of its programmed switching frequency to allow  $V_{OUT}$  to remain in regulation. See the Frequency Adjustment section. Be reminded of Notes 2, 3 and 5 in the Electrical Characteristics section regarding output current guidelines.

#### **Input Capacitors**

The LTM4653 achieves low input conducted EMI noise due to tight layout and high-frequency bypassing of MOSFETs  $M_T$  and  $M_B$  within the module itself. A small filter inductor (400nH) is integrated in the input line (from  $V_{IN}$  to  $V_D$ ), providing further noise attenuation—again, local to the switching MOSFETs. The  $V_D$  and  $V_{IN}$  pins are available for external input capacitors— $C_D$  and  $C_{INH}$ —to form a high-frequency  $\pi$  filter. As shown in the Simplified Block Diagram, the ceramic capacitor  $C_D$  on the LTM4653's  $V_D$  pins handles the majority of the RMS current into the DC/DC converter power stage and requires careful selection, for that reason.

See Figure 6 to Figure 8 for demonstration of LTM4653's EMI performance, meeting the radiated emissions requirements of EN55022B.

The input capacitance,  $C_D$ , is needed to filter the pulsed current drawn by  $M_T$ . To prevent excessive voltage sag on  $V_D$ , a low-effective series resistance (low-ESR, such as an X7R ceramic) input capacitor should be used, sized appropriately for the maximum  $C_D$  RMS ripple current:

$$I_{CD(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \bullet \sqrt{D \bullet (1-D)}$$

where  $\eta\%$  is the estimated efficiency of the power module. (See Typical Performance Characteristics graphs.)

Several capacitors may be paralleled to meet the application's target size, height, and  $C_D$  RMS ripple current rating. For lower input voltage applications, sufficient bulk input capacitance is needed to counteract line sag and

transient effects during output load changes. The bulk capacitor can be a switcher-rated aluminum electrolytic capacitor or a Polymer capacitor. Suggested values for  $C_D$  and  $C_{INH}$  are found in Table 7.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM4653's  $V_{IN}$ ,  $SV_{IN}$ , and  $V_D$  pins. A ceramic input capacitor combined with trace or cable inductance forms a high Q (underdamped) tank circuit. If the LTM4653 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot-Plugging Safely section.

#### **Output Capacitors**

Output capacitors  $C_{OUTH}$  and  $C_{OUTL}$  are applied to  $V_{OUT}$  of the LTM4653. Sufficient capacitance and low ESR are called for, to meet the output voltage ripple, loop stability, and transient requirements.  $C_{OUTL}$  can be a low ESR tantalum or polymer capacitor.  $C_{OUTH}$  is a ceramic capacitor. The typical output capacitance is  $22\mu F$  (type X5R material, or better), if ceramic-only output capacitors are used.

Table 7 shows a matrix of suggested output capacitors optimized for 2A transient step-loads applied at 2A/µs. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. The LTpowerCAD design tool is available for transient and stability analysis. Stability criteria are considered in the Table 7 matrix, and LTpowerCAD is available for stability analysis. Multiphase operation will reduce effective output ripple as a function of the number of phases. ADI Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. LTpowerCAD can be used to calculate the output ripple reduction as the number of implemented phases increases by N times. External loop compensation can be applied to COMPa if needed, for transient response optimization.

### **Forced Continuous Operation**

Leave the CLKIN pin open circuit to command the LTM4653 for forced continuous operation. In this mode, the control loop is allowed to command the inductor peak current to approximately -1A, allowing for significant

Rev. B

## **OPERATION**

negative average current. Clocking the CLKIN pin at a frequency within  $\pm 40\%$  of the target switching frequency commanded by the  $f_{SET}$  pin synchronizes  $M_T$ 's turn-on to the rising edge of the CLKIN pin.

#### **Output Voltage Programming, Tracking and Soft-Start**

The LTM4653 regulates its output voltage,  $V_{OUT}$ , according to the differential voltage present across ISETa and SGND. In most applications, the output voltage is set by simply connecting a resistor,  $R_{\rm ISET}$ , from ISETa to SGND, according to:

$$R_{ISET} = \frac{V_{OUT}}{50\mu A}$$

Since the LTM4653 control loop servos its output voltage according to the voltage between ISETa and SGND: placing a capacitor,  $C_{SS}$ , parallel to  $R_{SET}$  configures the ramp-up rate of ISETa and thus  $V_{OUT}$ . In the time domain, the output voltage ramp-up after the RUN pin is toggled from low to high (t = 0s) is given by:

$$V_{OUT}(t) = I_{ISETa} \cdot R_{ISET} \cdot \left(1 - e^{-\frac{t}{R_{ISET} \cdot C_{SS}}}\right)$$

The soft-start time,  $t_{SS}$ , is defined as the time it takes for  $V_{OUT}$  to ramp from 0V to 90% of its final value:

$$\mathsf{t}_{\mathsf{SS}} = -\mathsf{R}_{\mathsf{ISET}} \bullet \mathsf{C}_{\mathsf{SS}} \bullet \mathsf{In} \, (1 - 0.9)$$

or

$$t_{SS} = 2.3 \cdot R_{ISET} \cdot C_{SS}$$

A default value of  $C_{SS}=1.5 nF$  can be implemented by connecting ISETa to ISETb. For other ramp-up rates, connect an external  $C_{SS}$  capacitor parallel to  $R_{ISET}$ . When starting up into a pre-biased  $V_{OUT}$ , the LTM4653 stays in a sleep mode, keeping  $M_T$  and  $M_B$  off until  $V_{ISETa}$  equals  $V_{OSNS}$ —after which, the DC/DC converter commences switching action and  $V_{OUT}$  is ramped according to the voltage commanded by ISETa.

Since the LTM4653 control loop servos its  $V_{OSNS}$  voltage to match that of ISETa's, the LTM4653's output can be configured to track any voltage applied to ISETa, referenced to SGND.

#### **Frequency Adjustment**

The default switching frequency ( $f_{SW}$ ) of the LTM4653 is 400kHz. This is suitable for low- $V_{IN}$  ( $V_{IN} \le 5V$ ) applications and low- $V_{OUT}$  ( $V_{OUT} \le 3.3V$ ) applications. For a practical design, the LTM4653's inductor ripple current ( $\Delta I_{PK-PK}$ ) is suggested to be less than ~ $2A_{PK-PK}$ . Choose  $f_{SW}$  according to:

$$f_{SW} = \frac{V_{OUT} \cdot (1-D)}{L \cdot \Delta I_{PK-PK}}$$

where the value of LTM4653's power inductor, L, is 4µH.

To avoid cycle-skipping, impose restrictions on  $f_{SW}$ , to ensure minimum on time criteria is met:

$$f_{SW} < \frac{D}{t_{ON(MIN)}}$$

The LTM4653's minimum on-time,  $t_{ON(MIN)}$ , is specified as 60ns. For a practical design, it is recommended to quardband to 90ns.

To configure the LTM4653 for a higher switching frequency than its default of 400kHz, apply a resistor,  $R_{fSET}$ , between the  $f_{SET}$  pin and SGND.  $R_{fSET}$  is given (in  $M\Omega$ ) by:

$$R_{fSET}(M\Omega) = \frac{1}{10pF \cdot [f_{SW}(MHz) - 0.4(MHz)]}$$

The relationship of  $R_{fSET}$  to programmed  $f_{SW}$  is shown in Figure 1. See Table 7 for recommended  $f_{SW}$  and corresponding  $R_{fSET}$  values for various combinations of  $V_{IN}$  and  $V_{OLIT}$ .




Figure 1. Relationship Between R<sub>fSET</sub> and Target f<sub>SW</sub>

Rev. B

#### **Power Module Protection**

The LTM4653's current mode control architecture provides fast cycle-by-cycle current limit in an overcurrent condition, as shown in the Typical Performance Characteristics section. If the output voltage collapses sufficiently due to an overload or short-circuit condition, minimum on-time will be violated and the internal oscillator will then fold-back automatically to one-fifth of the LTM4653's programmed switching frequency—thereby reducing the output current and affording the load a chance to recover.

The LTM4653 features input overvoltage shutdown protection: when  $V_{\text{IN}} > 68V$ , switching action ceases (with 4V of hysteresis)—however, be advised that this protection is only active outside the LTM4653's safe operating area (see Note 1 and Note 4 of the Electrical Characteristics table).

The LTM4653 ceases switching action if internal temperatures exceed 165°C. The control IC resumes operation after a 10°C cool-down hysteresis. Note that these typical parameters are based on measurements in a lab oven and are not production tested. This overtemperature protection is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this overtemperature protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

The LTM4653 does not feature any specialized output overvoltage protection beyond what is inherent to the control loop's servo mechanism.

#### **RUN Pin Enable**

The RUN pin is used to enable the power module or sequence the power module. The threshold is 1.2V. The RUN pin can be used to provide an undervoltage lockout (UVLO) function by connecting a resistor divider from the input supply to the RUN pin, as shown in Figure 2. Undervoltage lockout keeps the LTM4653 in shutdown until the supply input voltage is above a certain voltage




Figure 2. Undervoltage Lockout Resistive Divider

programmed by the user. The RUN pin hysteresis voltage prevents noise from falsely tripping UVLO. Resistors are chosen by first selecting  $R_{\rm B}$  (refer to Figure 2). Then:

$$R_A = R_B \cdot \left( \frac{V_{IN(ON)}}{1.2V} - 1 \right)$$

where  $V_{IN(ON)}$  is the input voltage at which the undervoltage lockout is overcome and the supply turns on.  $R_A$  may be replaced with a hardwired connection from  $V_D$  to RUN. The  $V_{IN}$  turn-off voltage,  $V_{IN(OFF)}$  is given by:

$$V_{IN(OFF)} = 1.07 V \cdot \left(\frac{R_A}{R_B} + 1\right)$$

If UVLO is not needed, RUN can be connected to LTM4653's  $V_D$  or  $V_{IN}$  pins.

When RUN is below its threshold, UVLO is engaged,  $M_T$  and  $M_B$  are turned off, INTV<sub>CC</sub> ceases to be regulated, and ISETa is discharged to SGND by internal circuitry.

#### **Loop Compensation**

External loop compensation may be preferred for some applications and can be implemented easily, as follows: leave COMPb open circuit; connect a series- $R_{C}$  network ( $R_{TH}$  and  $C_{TH}$ ) from COMPa to SGND; in some instances, connect a capacitor ( $C_{THP}$ ) from COMPa to SGND (paralleling the  $R_{TH-CTH}$  series-RC network). See Table 7 for suggested input and output capacitances for a variety of operating conditions. Additionally, the LTpowerCAD design tool is available for transient and stability analysis.

### **Hot-Plugging Safely**

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitors ( $C_D$  and  $C_{INH}$ ) of the LTM4653. However, these capacitors can cause problems if the LTM4653 is plugged into a live supply (see Analog Devices Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an under damped tank circuit, and the voltage at the V<sub>IN</sub> pin of the LTM4653 can ring to twice the nominal input voltage, possibly exceeding the LTM4653's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LTM4653 into an energized supply, the input network should be designed to prevent this overshoot by introducing a damping element into the path of current flow. This is often done by adding an inexpensive electrolytic bulk capacitor ( $C_{INI}$ ) across the input terminals of the LTM4653. The selection criteria for C<sub>INI</sub> calls for: an ESR high enough to damp the ringing; a capacitance value several times larger than C<sub>INH</sub>. C<sub>INI</sub> does not need to be located physically close to the LTM4653; it should be located close to the application board's input connector, instead.

### **Input Disconnect/Input Short Considerations**

If at any point the input supply is removed with the output voltage still held high through its capacitor, power will be drawn from the output capacitor to power the module, until the output voltage drops below the minimum  $SV_{IN}/V_{IN}$  requirements of the module.

However, if the  $SV_{IN}/V_{IN}$  pins are grounded while the output is held high, regardless of the RUN state, parasitic body diodes inside the LTM4653 will pull current from the output through the  $V_{OUT}$  pins. Depending on the size of the output capacitor and the resistivity of the short, high currents may flow through the internal body diode, and cause damage to the part. If discharge of  $SV_{IN}/V_{IN}$  by the input source is possible, preventative measures should be taken to prevent current flow through the internal body diode. Simple solutions would be placing a Schottky diode in series with the supply (Figure 3), or placing a Schottky diode from  $V_{OUT}$  to  $SV_{IN}/V_{IN}$  (Figure 4). Applications with loads that experience large load-step release, load dump

or other mechanisms that invoke reverse energy flow in the Figure 3 circuit may need a suitably-rated Zener diode protection clamp, to limit the resulting transient voltage rise on  $SV_{IN}/V_{IN}$  and  $C_{IN}$ .




Figure 3. Schottky Diode in Series with the Supply




Figure 4. Schottky Diode from Volit to VIN

### INTV<sub>CC</sub> and EXTV<sub>CC</sub> Connection

When RUN is logic high, an internal low dropout regulator regulates an internal supply, INTV $_{CC}$ , that powers the control circuitry for driving LTM4653's internal MOSFETs. INTV $_{CC}$  is regulated at 3.3V. In this manner, the LTM4653's INTV $_{CC}$  is directly powered from SV $_{IN}$ , by default. The gate driver current through the LDO is about 20mA for a typical 1MHz application. The internal LDO power dissipation can be calculated as:

$$P_{LDO\_LOSS(INTVCC)} = 20mA \cdot (SV_{IN} - 3V)$$

The LDO draws current off of EXTV<sub>CC</sub> instead of SV<sub>IN</sub> when EXTV<sub>CC</sub> is higher than 3.2V and SV<sub>IN</sub> is above 5V. For output voltages of 4V and higher, EXTV<sub>CC</sub> can be connected to V<sub>OUT</sub> through an RC-filter. When the internal LDO derives power from EXTV<sub>CC</sub> instead of SV<sub>IN</sub>, the internal LDO power dissipation is:

$$P_{LDO\_LOSS(EXTVCC)} = 20mA \cdot (V_{OUT} - 3V)$$

The recommended value of the resistor between  $V_{OUT}$  and EXTV $_{CC}$  is roughly  $V_{OUT}$  •  $4\Omega/V$ . This resistor,  $R_{EXTVCC}$ , must be rated to continually dissipate  $(0.02A)^2$  •  $R_{EXTVCC}$ . The primary purpose of this resistor is to prevent EXTV $_{CC}$  overstress under a fault condition. For example, when an inductive short-circuit is applied to the module's output,  $V_{OUT}$  may be briefly dragged below PGND—forward biasing the PGND-to-EXTV $_{CC}$  body diode. This resistor limits the magnitude of current flow in EXTV $_{CC}$ . Bypass EXTV $_{CC}$  with  $1\mu F$  of X5R (or better) MLCC.

#### **Multiphase Operation**

Multiple LTM4653 devices can be paralleled for higher output current applications. For lowest input and output voltage and current ripples, it is advisable to synchronize paralleled LTM4653s to an external clock (within ±40% of the target switching frequency set by f<sub>SET</sub>—see Test Circuit 1). See Figure 34 for an example of a synchronizing circuit.

LTM4653 modules can be paralleled without synchronizing circuits: just be aware that some beat-frequency ripple will be present in the output voltage and reflected input current by virtue of the fact that such modules are not operating at identical, synchronized switching frequencies.

The LTM4653 device is an inherently current mode controlled device, so parallel modules will have good current sharing's shown in Figure 35. This helps balance the thermals on the design.

To parallel LTM4653s, connect the respective COMPa, ISETa, and  $V_{\rm OSNS}$  pins of each LTM4653 together to share the current evenly. In addition, tie the respective RUN pins of paralleled LTM4653 devices together, to ensure proper start-up and shutdown behavior. Figure 34 shows a schematic of LTM4653 devices operating in parallel.

Note that for parallel applications,  $V_{OUT}$  can be set by a single, common resistor on the ISETa net:

$$R_{ISET} = \frac{V_{OUT}}{50\mu A \cdot N}$$

where N is the number of LTM4653 modules in parallel configuration.

Depending on the duty cycle of operation, the output voltage ripple achieved by paralleled, synchronized LTM4653 modules may be considerably smaller than what is yielded by a single-phase solution. Application Note 77 provides a detailed explanation of multiphase operation (relevant to parallel LTM4653 applications) pertaining to noise reduction and output and input ripple current cancellation, it remains important for the output capacitance of paralleled LTM4653 applications to be designed for loop stability and transient response. LTpowerCAD is available for such analysis.

Figure 5 illustrates the RMS ripple current reduction as a function of the number of interleaved (paralleled and synchronized) LTM4653 modules—derived from Application Note 77.

#### **Radiated EMI Noise**

The generation of radiated EMI noise is an inherent disadvantage of switching regulators. Fast switching turnon and turn-off of the power MOSFETs—necessary for achieving high efficiency—create high-frequency (~30MHz+)  $\Delta I/\Delta t$  changes within DC/DC converters. This activity tends to be the dominant source of high-frequency EMI radiation in such systems. The high level of device integration within LTM4653—including optimized gate-driver and critical front-end  $\pi$  filter inductor—delivers low radiated EMI noise performance. Figure 6 to Figure 8 show typical examples of LTM4653 meeting the radiated emission limits established by EN55022 Class B.

## **Thermal Considerations and Output Current Derating**

The thermal resistances reported in the Pin Configuration section of this data sheet are consistent with those parameters defined by JESD51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a µModule package mounted to a hardware test board. The motivation for providing these thermal coefficients is found in JESD51-12 ("Guidelines for Reporting and Using Electronic Package Thermal Information").

Rev. B




Figure 5. Normalized Input RMS Ripple Current vs Duty Cycle for One to Six LTM4653s (Phases)




Figure 6. Radiated Emissions Scan of the LTM4653 Producing  $24V_{OUT}$  at 4A, from  $29.5V_{IN}$ , DC2327A Hardware,  $f_{SW}$  = 1.2MHz, Measured in a 10m Chamber, Peak Detect Method




Figure 7. Radiated Emissions Scan of the LTM4653 Producing 24V $_{OUT}$  at 3.5A, from 48V $_{IN}$ , DC2327A Hardware, f $_{SW}$  = 1.2MHz, Measured in a 10m Chamber, Peak Detect Method




Figure 8. Radiated Emissions Scan of the LTM4653 Producing  $12V_{OUT}$  at 3A, from  $58V_{IN}$ , DC2327A Hardware,  $f_{SW}$  = 1.2MHz, Measured in a 10m Chamber, Peak Detect Method

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to predict the µModule regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are, in and of themselves, not relevant to providing guidance of thermal performance; instead, the derating curves provided in this data sheet can be used in a manner that yields insight and guidance pertaining to one's application-usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD51-12; these coefficients are quoted or paraphrased below:

- θ<sub>JA</sub>, the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD51-9 defined test board, which does not reflect an actual application or viable operating condition.
- θ<sub>JCbottom</sub>, the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical μModule regulator,

- the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 3.  $\theta_{JCtop}$ , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 4.  $\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD51-9.

A graphical representation of the aforementioned thermal resistances is given in Figure 9; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.




Figure 9. Graphical Representation of JESD51-12 Thermal Coefficients

Rev. B

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4653, be aware there are multiple power devices and components dissipating power with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the LTM4653 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions: (2) this model simulates a softwaredefined JEDEC environment consistent with JESD51-9 and JESD51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4653 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields the set of derating curves provided in later sections of this data sheet, along with wellcorrelated JESD51-12-defined  $\theta$  values provided in the Pin Configuration section of this data sheet.

The 1V, 5V, and 15V and 24V power loss curves in Figure 10, Figure 11 and Figure 12 respectively can be used in coordination with the load current derating curves in Figure 13 to Figure 30 for calculating an approximate  $\theta_{\text{JA}}$  thermal resistance for the LTM4653 with various heat sinking and air flow conditions. These thermal resistances represent demonstrated performance of the LTM4653 on DC2327A hardware: a 4-layer FR4 PCB measuring 99mm  $\times$  133mm  $\times$  1.6mm using outer and inner copper weights of 2oz and 1oz, respectively. The power loss curves are taken at room temperature, and are increased with multiplicative factors with ambient temperature. These approximate factors are listed in Table 1. (Compute the factor by interpolation, for intermediate temperatures.) The derating curves are plotted with the LTM4653's output initially sourcing 4A and the ambient temperature at 20°C. The output voltages are 1V, 5V, 15V and 24V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. In all derating curves, the switching frequency of operation follows guidance provided by Table 7. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without air flow, and with and without a heat sink attached with thermally conductive adhesive tape. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power while increasing ambient temperature. The decreased output current decreases the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 27, the load current is derated to 2.5A at 70°C ambient with 200LFM airflow and no heat sink and the room temperature (25°C) power loss for this 48V<sub>IN</sub> to 24V<sub>OLIT</sub> at 2.5A<sub>OLIT</sub> condition is 3.9W. A 4.5W loss is calculated by multiplying the 3.9W room temperature loss from the 48V<sub>IN</sub> to 24V<sub>OUT</sub> power loss curve at 2.5A (Figure 12) with the 1.15 multiplying factor at 70°C ambient (from Table 1). If the 70°C ambient temperature

## **APPLICATIONS INFORMATION** See Table 1 for f<sub>SW</sub> and R<sub>EXTVCC</sub>.




Figure 10. 12V<sub>IN</sub> Power Loss Curve




Figure 11. 24V<sub>IN</sub> Power Loss Curve




Figure 12. 48V<sub>IN</sub> Power Loss Curve




Figure 13. 5V to  $1V_{OUT}$  Derating Curve, No Heat Sink




Figure 14. 12V to 1V<sub>OUT</sub> Derating Curve, No Heat Sink




Figure 15. 24V to 1V<sub>OUT</sub> Derating Curve, No Heat Sink




Figure 16. 5V to  $1V_{OUT}$  Derating Curve with BGA Heat Sink




Figure 17. 12V to 1V<sub>OUT</sub> Derating Curve with BGA Heat Sink





Figure 18. 24V to 1V<sub>OUT</sub> Derating Curve with BGA Heat Sink

Rev. B

## **APPLICATIONS INFORMATION** See Table 1 for $f_{SW}$ and $R_{EXTVCC}$ .



4.0 3.5 MAXIMUM LOAD CURRENT (A) 3.0 2.5 2.0 1.5 1.0 OI FM 200LFM 0.5 4001 FM 0.0 100 20 40 60 80 120 AMBIENT TEMPERATURE (°C) 4653 F20






Figure 19. 12V to 5V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 20. 24V to 5V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 21. 48V to 5V<sub>OUT</sub> Derating Curve, No Heat Sink










Figure 22. 12V to  $5V_{OUT}$  Derating Curve with BGA Heat Sink

Figure 23. 24V to  $5V_{OUT}$  Derating Curve with BGA Heat Sink

Figure 24. 48V to 5V<sub>OUT</sub> Derating Curve with BGA Heat Sink








Figure 25. 24V to 15V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 26. 48V to 15V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 27. 48V to 24V<sub>OUT</sub> Derating Curve, No Heat Sink

nev. D

## **APPLICATIONS INFORMATION** See Table 1 for f<sub>SW</sub> and R<sub>EXTVCC</sub>.




Figure 28. 24V to 15V<sub>OUT</sub> Derating Curve with BGA Heat Sink




Figure 29. 48V to 15V<sub>OUT</sub> Derating Curve with BGA Heat Sink




Figure 30. 48V to 24V<sub>OUT</sub> Derating Curve with BGA Heat Sink

is subtracted from the 120°C junction temperature, then the difference of 50°C divided by 4.5W yields a thermal resistance,  $\theta_{JA}$ , of 11.1°C/W—in good agreement with Table 4. Table 2, Table 3 and Table 4 provide equivalent thermal resistances for 1V, 5V and 15V and 24V outputs with and without air flow and heat sinking. The derived thermal resistances in Table 2, Table 3 and Table 4 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with ambient temperature multiplicative factors from Table 1.

Table 1. Power Loss Multiplicative Factors vs Ambient Temperature

AMBIENT TEMPERATURE	POWER LOSS MULTIPLICATIVE FACTOR
Up to 40°C	1.00
50°C	1.05
60°C	1.10
70°C	1.15
80°C	1.20
90°C	1.25
100°C	1.30
110°C	1.35
120°C	1.40

#### Table 2. 1V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 13, Figure 14, Figure 15	5, 12, 24	Figure 10, Figure 11	0	None	13.9
Figure 13, Figure 14, Figure 15	5, 12, 24	Figure 10, Figure 11	200	None	11.4
Figure 13, Figure 14, Figure 15	5, 12, 24	Figure 10, Figure 11	400	None	10.7
Figure 16, Figure 17, Figure 18	5, 12, 24	Figure 10, Figure 11	0	BGA Heat Sink	13.3
Figure 16, Figure 17, Figure 18	5, 12, 24	Figure 10, Figure 11	200	BGA Heat Sink	11.0
Figure 16, Figure 17, Figure 18	5, 12, 24	Figure 10, Figure 11	400	BGA Heat Sink	10.3

#### Table 3. 5V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 19, Figure 20, Figure 21	12, 24, 48	Figure 10, Figure 11, Figure 12	0	None	13.9
Figure 19, Figure 20, Figure 21	12, 24, 48	Figure 10, Figure 11, Figure 12	200	None	11.4
Figure 19, Figure 20, Figure 21	12, 24, 48	Figure 10, Figure 11, Figure 12	400	None	10.7
Figure 22, Figure 23, Figure 24	12, 24, 48	Figure 10, Figure 11, Figure 12	0	BGA Heat Sink	13.3
Figure 22, Figure 23, Figure 24	12, 24, 48	Figure 10, Figure 11, Figure 12	200	BGA Heat Sink	11.0
Figure 22, Figure 23, Figure 24	12, 24, 48	Figure 10, Figure 11, Figure 12	400	BGA Heat Sink	10.3

#### Table 4. 15V and 24V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 25, Figure 26, Figure 27	24, 48	Figure 11, Figure 12	0	None	13.9
Figure 25, Figure 26, Figure 27	24, 48	Figure 11, Figure 12	200	None	11.4
Figure 25, Figure 26, Figure 27	24, 48	Figure 11, Figure 12	400	None	10.7
Figure 28, Figure 29, Figure 30	24, 48	Figure 11, Figure 12	0	BGA Heat Sink	13.3
Figure 28, Figure 29, Figure 30	24, 48	Figure 11, Figure 12	200	BGA Heat Sink	11.0
Figure 28, Figure 29, Figure 30	24, 48	Figure 11, Figure 12	400	BGA Heat Sink	10.3

## Table 5. Heat Sink Manufacturer (Thermally Conductive Adhesive Tape Pre-Attached)

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
Cool Innovations	3-0504035UT411	www.coolinnovations.com

## Table 6. Thermally Conductive Adhesive Tape Vendor

THERMALLY CONDUCTIVE ADHESIVE TAPE MANUFACTURER	PART NUMBER	WEBSITE
Chomerics	T411	www.chomerics.com

Table 7. LTM4653 Output Voltage Response vs Component Matrix. Performance of Figure 32 Circuit with Values Here Indicated. Load-Stepping from 2A to 4A Load Current, at 2A/µs. Typical Measured Values

C <sub>OUTH</sub> VENDOR	PART NUMBER	C <sub>INH/</sub> C <sub>D</sub> VENDOR	PART NUMBER
AVX	12066D107MAT2A (100µF, 6.3V, 1206 Case Size) 1210YD476MAT2A (47µF, 16V, 1210 Case Size) 12103D226MAT2A (22µF, 25V, 1210 Case Size) 12105D106MAT2A (10µF, 50V, 1210 Case Size)	AVX	12065C475MAT2A (4.7μF, 50V, 1206 Case Size)
Murata	GRM31CR60J107M (100μF, 6.3V, 1206 Case Size) GRM32ER61C476M (47μF, 16V, 1210 Case Size) GRM32ER61H106M (10μF, 50V, 1210 Case Size)	Murata	GRM31CR71H475M (4.7μF, 50V, 1206 Case Size)
Taiyo Yuden	JMK316BBJ107MLHT (100μF, 6.3V, 1206 Case Size) EMK325BJ476MM (47μF, 16V, 1210 Case Size) TMK325BJ226MM (22μF, 25V, 1210 Case Size) UMK325BJ106M (10μF, 50V, 1210 Case Size)	Taiyo Yuden	UMK316AB7475ML (4.7μF, 50V, 1206 Case Size)
TDK	C3216X5R0J107M (100μF, 6.3V, 1206 Case Size) C3225X5R1E226M (22μF, 25V, 1210 Case Size) C3225X5R1H106M (10μF, 50V, 1210 Case Size)	TDK	C3216X5R1H475M (4.7µF, 50V, 1206 Case Size)

V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	C <sub>INH</sub>	C <sub>D</sub>	C <sub>OUTH</sub>	R <sub>TH</sub> (Ω)	C <sub>TH</sub>	R <sub>ISET</sub> (kΩ)	R <sub>PGDFB</sub> (kΩ)	f <sub>SW</sub> (kHz)	R <sub>fSET</sub> (kΩ)	R <sub>EXTVCC</sub>	LOAD STEP TRANSIENT DROOP (mV)	LOAD STEP PK-PK DEVIATION (mV)	RECOVERY TIME (µs)
1	5	4.7	4.7	100 ×3	681	6.8	20	3.32	400	N/A	N/A	70	145	55
1	12	4.7	4.7	100 ×3	681	6.8	20	3.32	400	N/A	N/A	70	145	50
1	24	4.7	4.7	100 ×3	681	6.8	20	3.32	400	N/A	N/A	70	145	50
1.2	5	4.7	4.7	100 ×3	665	6.8	24	4.99	400	N/A	N/A	70	145	50
1.2	12	4.7	4.7	100 ×3	665	6.8	24	4.99	400	N/A	N/A	70	145	50
1.2	24	4.7	4.7	100 ×3	665	6.8	24	4.99	400	N/A	N/A	70	145	50
1.5	5	4.7	4.7	100 ×3	665	6.8	30.1	7.5	400	N/A	N/A	70	145	50
1.5	12	4.7	4.7	100 ×3	665	6.8	30.1	7.5	400	N/A	N/A	70	145	50
1.5	24	4.7	4.7	100 ×3	665	6.8	30.1	7.5	400	N/A	N/A	70	145	50
1.5	36	4.7	4.7	100 ×3	665	6.8	30.1	7.5	400	N/A	N/A	70	145	50
1.8	5	4.7	4.7	100 ×3	665	8.2	36	10	400	N/A	N/A	70	145	50
1.8	12	4.7	4.7	100 ×3	665	8.2	36	10	400	N/A	N/A	70	145	50
1.8	24	4.7	4.7	100 ×3	665	8.2	36	10	400	N/A	N/A	70	145	50
1.8	36	4.7	4.7	100 ×3	665	8.2	36	10	400	N/A	N/A	70	145	50
2.5	5	4.7	4.7	100 ×3	649	8.2	50	15.8	400	N/A	N/A	70	145	50
2.5	12	4.7	4.7	100 ×3	649	8.2	50	15.8	400	N/A	N/A	70	145	50
2.5	24	4.7	4.7	100 ×3	649	8.2	50	15.8	400	N/A	N/A	70	145	50
2.5	36	4.7	4.7	100 ×3	649	8.2	50	15.8	400	N/A	N/A	70	145	50
2.5	48	4.7	4.7	100 ×3	649	8.2	50	15.8	400	N/A	N/A	70	145	50
3.3	5	4.7	4.7	100 ×2	604	10	66.5	22.6	400	N/A	N/A	90	190	50
3.3	12	4.7	4.7	100 ×2	604	10	66.5	22.6	400	N/A	N/A	90	190	50
3.3	24	4.7	4.7	100 ×2	604	10	66.5	22.6	400	N/A	N/A	90	185	50
3.3	36	4.7	4.7	100 ×2	604	10	66.5	22.6	400	N/A	N/A	90	180	50
3.3	48	4.7	4.7	100 ×2	604	10	66.5	22.6	400	N/A	N/A	90	180	50

Table 7. LTM4653 Output Voltage Response vs Component Matrix. Performance of Figure 32 Circuit with Values Here Indicated. Load-Stepping from 2A to 4A Load Current, at 2A/µs. Typical Measured Values

V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	C <sub>INH</sub> (μF)	<b>С</b> <sub>D</sub>	C <sub>OUTH</sub>	R <sub>TH</sub> (Ω)	C <sub>TH</sub>	R <sub>ISET</sub> (kΩ)	R <sub>PGDFB</sub> (kΩ)	f <sub>SW</sub> (kHz)	R <sub>fSET</sub> (kΩ)	R <sub>EXTVCC</sub> (Ω)	LOAD STEP TRANSIENT DROOP (mV)	LOAD STEP PK-PK DEVIATION (mV)	RECOVERY TIME (µs)
5	12	4.7	4.7	47 ×2	499	10	100	36.5	400	N/A	20	130	260	45
5	24	4.7	4.7	47 ×2	499	10	100	36.5	550	665	20	130	260	45
5	36	4.7	4.7	47 ×2	499	10	100	36.5	575	576	20	130	260	45
5	48	4.7	4.7	47 ×2	499	10	100	36.5	600	499	20	130	260	45
12	15	4.7	4.7	22 ×2	499	10	240	95.3	500	1000	49.9	170	350	40
12	24	4.7	4.7	22 ×2	499	10	240	95.3	800	249	49.9	170	350	40
12	36	4.7	4.7	22 ×2	499	10	240	95.3	1100	143	49.9	170	350	40
12	48	4.7	4.7	22 ×2	499	10	240	95.3	1200	124	49.9	170	350	40
15	24	4.7	4.7	22 ×2	499	10	301	121	750	287	60.4	170	350	40
15	36	4.7	4.7	22 ×2	499	10	301	121	1200	124	60.4	170	350	40
15	48	4.7	4.7	22 ×2	499	10	301	121	1400	100	60.4	170	350	40
24	36	4.7	4.7	10 ×2	499	10	481	196	1200	124	100	220	430	35
24	48	4.7	4.7	10 ×2	499	10	481	196	1500	90.9	100	220	440	35

## **Safety Considerations**

The LTM4653 does not provide galvanic isolation from  $V_{IN}$  to  $V_{OUT}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect the unit from catastrophic failure.

The fuse or circuit breaker, if used, should be selected to limit the current to the regulator in case of a  $M_T$  MOSFET fault. If  $M_T$  fails, the system's input supply will source very large currents to  $V_{OUT}$  through  $M_T$ . This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. The LTM4653 does feature overcurrent and overtemperature protection.

## Layout Checklist/Example

The high integration of LTM4653 makes the PCB board layout straightforward. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

 Use large PCB copper areas for high current paths, including V<sub>IN</sub>, PGND and V<sub>OUT</sub>. Doing so helps to minimize the PCB conduction loss and thermal stress.

- Place high frequency ceramic input and output capacitors next to the V<sub>IN</sub>, V<sub>D</sub>, PGND and V<sub>OUT</sub> pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the LTM4653.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads, unless they are capped or plated over.
- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to PGND directly under the module.
- For parallel module applications, connect the V<sub>OUT</sub>, V<sub>OSNS</sub>, RUN, ISETa, COMPa and PGOOD pins together as shown in Figure 34.
- · Bring out test points on the signal pins for monitoring.

Figure 31 gives a good example of the recommended LTM4653 layout.




Figure 31. Recommend PCB Layout, Package Top View

## TYPICAL APPLICATION




Figure 32. 4A, 24V Output DC/DC µModule Regulator

## TYPICAL APPLICATIONS




Figure 33. Start-Up Waveforms at 48V<sub>IN</sub>, Figure 32 Circuit




Figure 34. 24V Output at Up to 8A from 48V Input, 2-Phase Parallel with Analog Output Current Indicator

## TYPICAL APPLICATIONS




Figure 35. Current Sharing Performance of LTM4653s in Figure 34 Circuit





Figure 36. Concurrent ±12V Supply, Output Voltage Start-Up Waveforms, Figure 37 Circuit

## PACKAGE PHOTOS Part marking is either ink mark or laser mark



## PACKAGE DESCRIPTION

Please refer to http://www.adi.com/designtools/packaging/ for the most recent package drawings.


Table 8. LTM4653 Component BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	V <sub>IN</sub>	B1	CLKIN	C1	IMONb	D1	PG00D	E1	COMPb	F1	ISETb
A2	V <sub>IN</sub>	B2	NC	C2	IMONa	D2	PGDFB	E2	COMPa	F2	ISETa
A3	V <sub>IN</sub>	В3	V <sub>IN</sub>	C3	SV <sub>IN</sub>	D3	VINREG	E3	f <sub>SET</sub>	F3	EXTV <sub>CC</sub>
A4	V <sub>D</sub>	B4	V <sub>D</sub>	C4	V <sub>D</sub>	D4	GND	E4	SGND	F4	RUN
A5	PGND	B5	PGND	C5	PGND	D5	PGND	E5	PGND	F5	PGND
A6	NC	В6	NC	C6	NC	D6	NC	E6	NC	F6	NC
A7	NC	В7	NC	C7	NC	D7	NC	E7	NC	F7	NC

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	V <sub>OSNS</sub>	H1	V <sub>OSNS</sub>	J1	TEMP+	K1	V <sub>OUT</sub>	L1	V <sub>OUT</sub>
G2	SGND	H2	SGND	J2	TEMP-	K2	V <sub>OUT</sub>	L2	V <sub>OUT</sub>
G3	INTV <sub>CC</sub>	Н3	PGND	J3	PGND	K3	V <sub>OUT</sub>	L3	V <sub>OUT</sub>
G4	PGND	H4	SW	J4	PGND	K4	PGND	L4	PGND
G5	PGND	H5	PGND	J5	PGND	K5	PGND	L5	PGND
G6	NC	H6	NC	J6	TEMP+	K6	NC	L6	NC
G7	NC	H7	NC	J7	TEMP-	K7	NC	L7	NC

## PACKAGE DESCRIPTION

Please refer to http://www.adi.com/designtools/packaging/ for the most recent package drawings.



## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	02/20	Added Input Disconnect/Input Short Considerations section.	17
		Corrected resistor value to 100k from $100\Omega$ .	29, 34
В	10/22	Removed errant negative sign.	3
		Fixed major formatting issues.	All
		Added ink marking statement to package photos.	31

## TYPICAL APPLICATION




Figure 37. Concurrent ±12V Supply. See Figure 36 for Output Voltage Start-Up Waveforms

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4651	EN55022B Compliant, 58V <sub>IN</sub> , 24W Inverting-Output µModule Regulator	$3.6V \le V_{IN} \le 58V$ , $-26.5V \le V_{OUT} \le -0.5V$ , $I_{OUT} \le 4A$ , $15mm \times 9mm \times 5.01mm$ BGA
LTM8045	SEPIC or Inverting µModule DC/DC Converter	$2.8V \le V_{IN} \le 18V,  \pm 2.5V \le V_{OUT} \le \pm 15V.  I_{OUT(DC)} \le 700 mA, \\ 6.25 mm \times 11.25 mm \times 4.92 mm  BGA$
LTM8049	Dual, SEPIC and/or Inverting μModule DC/DC Converter	$2.6V \le V_{IN} \le 20V, \pm 2.5V \le V_{OUT} \le \pm 24V.$ $I_{OUT(DC)} \le 1A/Channel,$ $9mm \times 15mm \times 2.42mm$ BGA
LTM8071	60V, 5A Step-Down μModule Regulator	$3.6V \le V_{IN} \le 60V$ , $0.97V \le V_{OUT} \le 15V$ , $9mm \times 11.25mm \times 3.32mm$ BGA
LTM8073	60V, 3A Step-Down μModule Regulator	$3.4V \le V_{IN} \le 60V$ , $0.8V \le V_{OUT} \le 15V$ . $6.25mm \times 9mm \times 3.32mm$ BGA
LTM8064	58V, ±6A CV <sub>CC</sub> Step-Down μModule Regulator	6V ≤ V <sub>IN</sub> ≤ 58V, 1.2V ≤ V <sub>OUT</sub> ≤ 36V, 11.9mm × 16mm × 4.92mm BGA
LTM4613	EN55022B Compliant, 36V, 8A μModule Regulator	$5V \le V_{IN} \le 36V,  3.3V \le V_{OUT} \le 15V,  15mm \times 15mm \times 4.32mm$ LGA, and $15mm \times 15mm \times 4.92mm$ BGA

Rev. B