

# CY7C1248KV18/CY7C1250KV18

# 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)

### Features

- 36-Mbit density (2M × 18, 1M × 36)
- 450 MHz clock for high bandwidth
- Two-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz
- Available in 2.0 clock cycle latency
- Two input clocks (K and K) for precise DDR timing □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Synchronous internally self-timed writes
- DDR II+ operates with 2.0 cycle read latency when DOFF is asserted HIGH
- Operates similar to DDR I device with 1 cycle read latency when DOFF is asserted LOW
- Core  $V_{DD}$  = 1.8 V ± 0.1 V; I/O  $V_{DDQ}$  = 1.4 V to  $V_{DD}^{[1]}$ □ Supports both 1.5 V and 1.8 V I/O supply
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase-locked loop (PLL) for accurate data placement

# Configurations

#### With Read Cycle Latency of 2.0 Cycles:

CY7C1248KV18 – 2M × 18

CY7C1250KV18 - 1M × 36

### **Functional Description**

The CY7C1248KV18, and CY7C1250KV18 are 1.8 V synchronous pipelined SRAMs equipped with DDR II+ architecture. The DDR II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of K and K. Each address location is associated with two 18-bit words (CY7C1248KV18), or 36-bit words (CY7C1250KV18) that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR SRAM in the system design.

All synchronous inputs pass through input registers controlled by the K or  $\overline{K}$  input clocks. All data outputs pass through output registers controlled by the K or  $\overline{K}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related documentation, click here.

### **Selection Guide**


Description		450 MHz	400 MHz	Unit
Maximum operating frequency		450	400	MHz
Maximum operating current	× 18	600	550	mA
	× 36	760	690	

Note 1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support V<sub>DDQ</sub> = 1.4 V to V<sub>DD</sub>.


198 Champion Court



# Logic Block Diagram – CY7C1248KV18



# Logic Block Diagram – CY7C1250KV18





# Contents

	4
Pin Definitions	
Functional Overview	6
Read Operations	6
Write Operations	6
Byte Write Operations	6
DDR Operation	
Depth Expansion	
Programmable Impedance	7
Echo Clocks	
Valid Data Indicator (QVLD)	7
PLL	
Application Example	7
Truth Table	
Write Cycle Descriptions	
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	10
Disabling the JTAG Feature	10
Disabling the JTAG Feature Test Access Port	10 10
Disabling the JTAG Feature Test Access Port Performing a TAP Reset	10 10 10
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers	10 10 10 10
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set	10 10 10 10 10
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b>	10 10 10 10 10 12
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram</b>	10 10 10 10 10 12 13
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram</b> <b>TAP Electrical Characteristics</b>	10 10 10 10 10 12 13 13
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram TAP Electrical Characteristics</b>	10 10 10 10 10 13 13 14
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions</b>	10 10 10 10 10 13 13 14 15
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions</b>	10 10 10 10 10 13 13 13 14 15 16
Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set <b>TAP Controller State Diagram</b> <b>TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions</b>	10 10 10 10 12 13 13 14 15 16 16

Boundary Scan Order	17
Power Up Sequence in DDR II+ SRAM	18
Power Up Sequence	18
PLL Constraints	18
Maximum Ratings	19
Operating Range	19
Neutron Soft Error Immunity	19
Electrical Characteristics	19
DC Electrical Characteristics	19
AC Electrical Characteristics	
Capacitance	21
Thermal Resistance	21
AC Test Loads and Waveforms	21
Switching Characteristics	
Switching Waveforms	
Read/Write/Deselect Sequence	23
Ordering Information	24
Ordering Code Definitions	24
Package Diagram	25
Acronyms	26
Document Conventions	
Units of Measure	26
Document History Page	
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	29
Products	
PSoC® Solutions	
Cypress Developer Community	29
Technical Support	29



# **Pin Configurations**

The pin configuration for CY7C1248KV18, and CY7C1250KV18 follows. <sup>[2]</sup>

#### Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout CY7C1248KV18 (2M × 18) 2 1 3 4 5 6 7 8 9 10 11 Α CQ NC/72M А R/W **BWS**₁ Κ NC/144M LD А А CQ NC/288M NC в NC DQ9 NC А κ **BWS**₀ А NC DQ8 С NC NC NC NC DQ7 NC NC V<sub>SS</sub> А А V<sub>SS</sub> NC NC DQ10 V<sub>SS</sub> V<sub>SS</sub> NC D V<sub>SS</sub> $V_{SS}$ V<sub>SS</sub> NC NC Е NC NC DQ11 V<sub>DDQ</sub> $V_{SS}$ $V_{SS}$ V<sub>SS</sub> V<sub>DDQ</sub> NC NC DQ6 F NC **DQ12** NC V<sub>DD</sub> V<sub>SS</sub> V<sub>DD</sub> V<sub>DDQ</sub> NC NC DQ5 V<sub>DDQ</sub> NC NC DQ13 NC NC NC G V<sub>DD</sub> VSS V<sub>DD</sub> VDDO V<sub>DDQ</sub> н DOFF V<sub>REF</sub> V<sub>DDQ</sub> $V_{DDQ}$ V<sub>DD</sub> $V_{SS}$ V<sub>DD</sub> V<sub>DDQ</sub> V<sub>DDQ</sub> V<sub>REF</sub> ZQ J NC NC NC V<sub>DD</sub> $V_{SS}$ V<sub>DD</sub> V<sub>DDQ</sub> NC DQ4 NC V<sub>DDQ</sub> V<sub>DD</sub> κ $V_{SS}$ NC NC NC DQ14 $V_{DDQ}$ $V_{DD}$ V<sub>DDQ</sub> NC DQ3 L NC DQ15 NC NC NC DQ2 V<sub>DDQ</sub> $V_{SS}$ V<sub>SS</sub> V<sub>SS</sub> V<sub>DDQ</sub> $\mathsf{V}_{\mathsf{SS}}$ М NC NC NC $V_{SS}$ $V_{\text{SS}}$ V<sub>SS</sub> $V_{SS}$ NC DQ1 NC Ν NC NC DQ16 NC NC NC $V_{SS}$ А А А $V_{SS}$ Ρ NC NC DQ17 QVLD NC А А А А NC DQ0 R TDO TCK А А А NC А А А TMS TDI

### CY7C1250KV18 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	А	R/W	BWS <sub>2</sub>	ĸ	BWS <sub>1</sub>	LD	А	NC/72M	CQ
В	NC	DQ27	DQ18	А	BWS <sub>3</sub>	К	BWS <sub>0</sub>	А	NC	NC	DQ8
С	NC	NC	DQ28	V <sub>SS</sub>	A	NC	А	V <sub>SS</sub>	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	DQ16
E	NC	NC	DQ20	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	DQ31	DQ22	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ14
Н	DOFF	V <sub>REF</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>REF</sub>	ZQ
J	NC	NC	DQ32	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ13	DQ4
к	NC	NC	DQ23	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
м	NC	NC	DQ34	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V <sub>SS</sub>	A	А	Α	V <sub>SS</sub>	NC	NC	DQ10
Р	NC	NC	DQ26	А	A	QVLD	А	А	NC	DQ9	DQ0
R	TDO	ТСК	А	А	A	NC	А	А	А	TMS	TDI

Note

2. NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



# **Pin Definitions**

Pin Name	I/O	Pin Description
DQ <sub>[x:0]</sub>	Input output- synchronous	<b>Data input output signals</b> . Inputs are sampled on the rising edge of K and $\overline{K}$ clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the K and $\overline{K}$ clocks during read operations. When read access is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1248KV18 – DQ <sub>[17:0]</sub> CY7C1250KV18 – DQ <sub>[35:0]</sub>
LD	Input- synchronous	<b>Synchronous load</b> . Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K.
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- synchronous	<b>Byte write select 0, 1, 2, and 3</b> – <b>active LOW</b> . Sampled on the rising edge of the K and $\overline{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain un <u>altered</u> . CY7C1248KV18 – <u>BWS<sub>0</sub></u> controls D <sub>[8:0]</sub> and <u>BWS<sub>1</sub></u> controls D <sub>[17:9]</sub> . CY7C1250KV18 – <u>BWS<sub>0</sub></u> controls D <sub>[8:0]</sub> , <u>BWS<sub>1</sub></u> controls D <sub>[17:9]</sub> . CY7C1250KV18 – <u>BWS<sub>0</sub></u> controls D <sub>[8:0]</sub> , <u>BWS<sub>1</sub></u> controls D <sub>[17:9]</sub> . CY7C1250KV18 – <u>BWS<sub>0</sub></u> controls D <sub>[8:0]</sub> , <u>BWS<sub>1</sub></u> controls D <sub>[17:9]</sub> . All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device.
A	Input- synchronous	<b>Address inputs</b> . Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M × 18 (2 arrays each of 1M × 18) for CY7C1248KV18, and 1M × 36 (2 arrays each of 512K × 36) for CY7C1250KV18.
R/W	Input- synchronous	Synchronous read or write input. When LD is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for loaded address. R/W must meet the setup and hold times around edge of K.
QVLD	Valid output indicator	<b>Valid output indicator</b> . The Q valid indicates valid output data. QVLD is edge aligned with CQ and $\overline{CQ}$ .
К	Input clock	<b>Positive input clock input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ . All accesses are initiated on the rising edge of K.
ĸ	Input clock	<b>Negative input clock input</b> . $\overline{K}$ is used to capture synchronous data being presented to the device and to drive out data through $Q_{[x:0]}$ .
CQ	Echo clock	<b>Synchronous echo clock outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 22.
CQ	Echo clock	<b>Synchronous echo clock outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 22.
ZQ	Input	<b>Output impedance matching input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V <sub>DDQ</sub> , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	<b>PLL turn off</b> – <b>active LOW</b> . Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 k $\Omega$ or less pull-up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.
TDO	Output	TDO pin for JTAG.
тск	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.



# **Pin Definitions**

Pin Name	I/O	Pin Description
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	Input	Not connected to the die. Can be tied to any voltage level.
NC/288M	Input	Not connected to the die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- reference	<b>Reference voltage input</b> . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
V <sub>DDQ</sub>	Power supply	Power supply inputs for the outputs of the device.

## Functional Overview

The CY7C1248KV18, and CY7C1250KV18 are synchronous pipelined burst SRAMs equipped with a DDR interface, which operates with a read latency of two cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to  $V_{SS}$  the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing is referenced from the rising edge of the input clocks (K and  $\overline{K}$ ).

All synchronous data inputs (D<sub>[x:0]</sub>) pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs (Q<sub>[x:0]</sub>) pass through output registers controlled by the rising edge of the input clocks (K and K).

All synchronous control (R/W,  $\overline{LD}$ ,  $\overline{BWS}_{[X:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1248KV18 is described in the following sections. The same basic descriptions apply to CY7C1250KV18.

### **Read Operations**

The CY7C1248KV18 is organized internally as two arrays of 1M × 18. Accesses are completed in a burst of 2 sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding 18-bit word of data from this address location is driven onto the  $Q_{[17:0]}$  using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the input clock (K and K). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1248KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive input clock (K). This enables for a transition between devices without the insertion of wait states in a depth expanded memory.

### Write Operations

Write operations are initiated by asserting  $R/\overline{W}$  LOW and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit write data register, provided  $BWS_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock (K) the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $BWS_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the atta flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When the write access is deselected, the device ignores all inputs after the pending write operations have been completed.

### **Byte Write Operations**

Byte write operations are supported by the CY7C1248KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by  $BWS_0$  and  $BWS_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

### **DDR Operation**

The CY7C1248KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C1248KV18 requires two No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications require third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s),



the stored data from the earlier write is written into the SRAM array. This is called a posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

### Depth Expansion

Depth expansion requires replicating the  $\overline{LD}$  control signal for each bank. All other control signals can be common between banks as appropriate.

#### **Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175  $\Omega$  and 350  $\Omega$ , with V<sub>DDQ</sub> = 1.5 V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

#### **Echo Clocks**

Echo clocks are provided on the DDR II+ to simplify data capture on high speed systems. Two echo clocks are generated <u>by</u> the DDR II+. CQ is referenced with respect to K and CQ is referenced with respect to  $\overline{K}$ . These are free-running clocks and are synchronized to the input clock of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 22.

### Valid Data Indicator (QVLD)


QVLD is provided on the DDR II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.


### PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power-up, when the DOFF is tied HIGH, the PLL is locked after 20  $\mu$ s of stable clock. The PLL can also be reset by slowing or stopping the input clock K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20  $\mu$ s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.

### Application Example

Figure 2 shows two DDR II+ used in an application.





FPGA / ASIC



# **Truth Table**

The truth table for the CY7C1248KV18, and CY7C1250KV18 follow. [3, 4, 5, 6, 7, 8]

Operation	К	LD	R/W	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{K}$ rising edges.	L-H	L	L	D(A) at K(t + 1) ↑	D(A+1) at $\overline{K}(t+1)$ ↑
Read cycle: (2.0 cycle latency) Load address; wait two cycles; read data on consecutive K and $\overline{K}$ rising edges.	L-H	L	Н	Q(A) at K(t + 2)↑	Q(A+1) at $\overline{K}$ (t + 2) $\uparrow$
NOP: No operation	L–H	Н	Х	High Z	High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state

# Write Cycle Descriptions

The write cycle description table for CY7C1248KV18 follows. <sup>[3, 9]</sup>

BWS <sub>0</sub> /	BWS <sub>1</sub> /	κ	ĸ	Comments
L	L	L–H	Ι	During the data portion of a write sequence: CY7C1248KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	Ι	L–H	During the data portion of a write sequence: CY7C1248KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	Н	L–H	Ι	During the data portion of a write sequence: CY7C1248KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1248KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
н	L	L-H	-	During the data portion of a write sequence: CY7C1248KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
н	L	-	L–H	During the data portion of a write sequence: CY7C1248KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

Notes

- X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
   Device powers up deselected with the outputs in a tristate condition.

- a. "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
  a. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
  7. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
- 8. Ensure that when clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically. 9. Is based on a write cycle that was initiated in accordance with the Truth Table on page 8.  $BWS_0$ ,  $BWS_1$ ,  $BWS_2$ , and  $BWS_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



# Write Cycle Descriptions

The write cycle description table for CY7C1250KV18 follows. <sup>[10, 11]</sup>

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	κ	ĸ	Comments		
L	L	L	L	L–H	l	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.		
L	L	L	L	Ι	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.		
L	Н	H	Н	L–H	Ι	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.		
L	Н	Н	Н	-	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is writte into the device. $D_{[35:9]}$ remains unaltered.		
Н	L	Η	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.		
Н	L	Н	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.		
Н	Н	L	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.		
Н	Н	L	Н	Ι	L–H	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.		
Н	Н	Т	L	L–H	Ι	During the data portion of a write sequence, only the byte (D <sub>[35:27]</sub> ) is written into the device. D <sub>[26:0]</sub> remains unaltered.		
Н	Н	Η	L	Ι	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.		
н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.		
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.		

Notes
10. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
11. Is based on a write cycle that was initiated in accordance with the Truth Table on page 8. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V<sub>DD</sub> through a pull-up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

### **Test Access Port**

#### Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 13. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 17 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 16.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 16. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**

The state diagram for the TAP controller follows. <sup>[12]</sup>





# **TAP Controller Block Diagram**



## **TAP Electrical Characteristics**

### Over the Operating Range

Parameter [13, 14, 15]	Description	Test Conditions	Min	Мах	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		$0.65 \times V_{DD}$	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	$0.35 \times V_{DD}$	V
Ι <sub>X</sub>	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μΑ

#### Notes

- 13. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 19.
- 14. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.3 V$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -0.3 V$  (Pulse width less than  $t_{CYC}/2$ ). 15. All voltage referenced to ground.



# **TAP AC Switching Characteristics**

Over the Operating Range


Parameter [16, 17]	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH	20	-	ns
t <sub>TL</sub>	TCK clock LOW	20	-	ns
Setup Times				
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture set-up to TCK rise	5	-	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns
Output Times				
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns

16. t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 17. Test conditions are specified using the load in TAP AC Test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



# **TAP Timing and Test Conditions**

Figure 3 shows the TAP timing and test conditions. <sup>[18]</sup>





# **Identification Register Definitions**

Instruction Field	Va	lue	Description	
	CY7C1248KV18 CY7C1250KV18		- Description	
Revision number (31:29)	000	000	Version number.	
Cypress device ID (28:12)	11010111100010111	11010111100100111	Defines the type of SRAM.	
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID register presence (0)	1	1	Indicates the presence of an ID register.	

# **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

# Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



# **Boundary Scan Order**

Bit #	Bump ID						
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	3K
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G		•
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1H		



# Power Up Sequence in DDR II+ SRAM


DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

### **Power Up Sequence**

- Apply power and drive DOFF either HIGH or LOW (all other inputs can be HIGH or LOW).
- □ Apply V<sub>DD</sub> before V<sub>DDQ</sub>.
   □ Apply V<sub>DDQ</sub> before V<sub>REF</sub> or at the same time as V<sub>REF</sub>.
   □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 μs to lock the PLL.

### **PLL Constraints**

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>.
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.



### Figure 4. Power Up Waveforms



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature –65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +2.9 V
Supply voltage on $V_{DDQ}$ relative to GND –0.5 V to +V_{DD}
DC applied to outputs in high Z–0.5 V to $V_{\text{DDQ}}$ + 0.3 V
DC input voltage $^{[19]}$ –0.5 V to V_DD + 0.3 V
Current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, M 3015)> 2,001 V
Latch-up current> 200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>DD</sub></b> <sup>[20]</sup>	<b>V<sub>DDQ</sub></b> <sup>[20]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to $V_{\text{DD}}$
Industrial	–40 °C to +85 °C		

### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit	
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb	
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb	
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev	
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".						

# **Electrical Characteristics**

Over the Operating Range

### **DC Electrical Characteristics**

### Over the Operating Range

Parameter <sup>[21]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Power supply voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	I/O supply voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	Note 22	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OL</sub>	Output LOW voltage	Note 23	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> –0.1 mA, nominal impedance	V <sub>DDQ</sub> - 0.2	-	V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.1	-	V <sub>DDQ</sub> + 0.15	V
V <sub>IL</sub>	Input LOW voltage		-0.15	-	V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input leakage current	$GND \leq V_I \leq V_{DDQ}$	-2	-	2	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output disabled	-2	_	2	μA
V <sub>REF</sub>	Input reference voltage [24]	Typical value = 0.75 V	0.68	0.75	0.95	V

#### Notes

- 19. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.3 V$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -0.3 V$  (Pulse width less than  $t_{CYC}/2$ ). 20. Power-up: assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

21. All voltage referenced to ground.

- 22. Outputs are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of  $175 \Omega \le RQ \le 350 \Omega$ . 23. Outputs are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of  $175 \Omega \le RQ \le 350 \Omega$ . 24.  $V_{REF(min)} = 0.68$  V or 0.46  $V_{DDQ}$ , whichever is larger,  $V_{REF(max)} = 0.95$  V or 0.54  $V_{DDQ}$ , whichever is smaller.



# Electrical Characteristics (continued)

Over the Operating Range

### **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter <sup>[21]</sup>	Description	Test Conditions			Min	Тур	Max	Unit	
I <sub>DD</sub> <sup>[25]</sup>	V <sub>DD</sub> operating supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	450 MHz	(× 18)	—	-	600	mA	
		$f = f_{MAX} = 1/t_{CYC}$		(× 36)	—	-	760		
			400 MHz	(× 18)	-	-	550	mA	
				(× 36)	-	-	690		
001	current	$\begin{array}{l} \text{Max } V_{DD}, \\ \text{both ports deselected,} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ f = f_{MAX} = 1/t_{CYC}, \\ \text{inputs static} \end{array}$	450 MHz	(× 18)	-	-	330	mA	
					(× 36)	-	-	330	
			400 MHz	(× 18)	-	-	310	mA	
				(× 36)	_	-	310		



### **AC Electrical Characteristics**

Over the Operating Range

Parameter <sup>[26]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	-	V <sub>DDQ</sub> + 0.24	V
V <sub>IL</sub>	Input LOW voltage		-0.24	-	V <sub>REF</sub> – 0.2	V


# Capacitance


Parameter <sup>[27]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 1.8 V, V <sub>DDQ</sub> = 1.5 V	4	pF
C <sub>O</sub>	Output capacitance		4	pF

### **Thermal Resistance**

Parameter [27]	Description	Test Conditions	165-ball FBGA Package	Unit
$\Theta_{JA}(0\;m/s)$		Socketed on a 170 × 220 × 2.35 mm, eight-layer printed	16.72	°C/W
$\Theta_{JA}(1 \text{ m/s})$	(junction to ambient)	circuit board	15.67	°C/W
$\Theta_{JA}$ (3 m/s)			14.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)		13.67	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		4.54	°C/W

## AC Test Loads and Waveforms





Notes

- Notes
   26. Overshoot: V<sub>IH(AC)</sub> < V<sub>DDQ</sub> + 0.3 V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL(AC)</sub> > -0.3 V (Pulse width less than t<sub>CYC</sub>/2).
   27. Tested initially and after any design or process change that may affect these parameters.
   28. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V<sub>REF</sub> = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5.



# Switching Characteristics

#### Over the Operating Range

Parameters <sup>[29, 30]</sup>				MHz	1Hz 400 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Мах	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (typical) to the first access <sup>[31]</sup>	1	-	1	-	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock cycle time	2.20	8.4	2.50	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/K) HIGH	0.4	_	0.4	_	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/K) LOW	0.4	-	0.4	-	ns
t <sub>KH</sub> RH	t <sub>KH</sub>	K clock rise to $\overline{K}$ clock rise (rising edge to rising edge)	0.94	-	1.06	-	ns
Setup Time	s						
t <sub>SA</sub>	t <sub>AVKH</sub>	Address set-up to K clock rise	0.275	Ι	0.4	Ι	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control set-up to K clock rise ( $\overline{LD}$ , R/ $\overline{W}$ )	0.275	-	0.4	-	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double data rate control set-up to clock (K/ $\overline{K}$ ) rise ( $\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$ )	0.22	_	0.28	-	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ set-up to clock (K/ $\overline{K}$ ) rise	0.22	_	0.28	_	ns
Hold Times	;		•				
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.275	_	0.4	_	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (LD, R/W)	0.275	_	0.4	_	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double data rate control hold after clock (K/ $\overline{K}$ ) rise ( $\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$ )	0.22	_	0.28	-	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	$D_{[X:0]}$ hold after clock (K/ $\overline{K}$ ) rise	0.22	_	0.28	_	ns
Output Tim			•				
t <sub>CO</sub>	t <sub>CHQV</sub>	K/K clock rise to data valid	_	0.45	_	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output K/ $\overline{K}$ clock rise (active to active)	-0.45	-	-0.45	-	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K clock rise to echo clock valid	-	0.45	-	0.45	ns
t <sub>CQOH</sub>	t <sub>снсах</sub>	Echo clock hold after K/K clock rise	-0.45	-	-0.45	-	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo clock high to data valid	-	0.15	-	0.20	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo clock high to data invalid	-0.15	-	-0.20	-	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH <sup>[32]</sup>	0.85	Ι	1.00	Ι	ns
t <sub>CQH</sub> CQH	t <sub>CQH</sub> CQH	CQ clock rise to $\overline{CQ}$ clock rise (rising edge to rising edge) <sup>[32]</sup>	0.85	-	1.00	-	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/ $\overline{K}$ ) rise to high Z (active to high Z) <sup>[33, 34]</sup>	-	0.45	-	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/ $\overline{K}$ ) rise to low Z <sup>[33, 34]</sup>	-0.45	-	-0.45	-	ns
t <sub>QVLD</sub>	t <sub>CQHQVLD</sub>	Echo clock high to QVLD valid <sup>[35]</sup>	-0.15	0.15	-0.20	0.20	ns
PLL Timing	1						
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	_	0.15	_	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K)	20	I	20	I	μS
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset <sup>[36]</sup>	30	_	30	_	ns

#### Notes

31. This part has an internal voltage regulator;  $t_{POWER}$  is the time that the power is supplied above  $V_{DD(min)}$  initially before a read or write operation can be initiated. 32. These parameters are extrapolated from the input timing parameters ( $t_{CYC}/2 - 250$  ps, where 250 ps is the internal jitter). These parameters are only guaranteed by

design and are not tested in production.

33. t<sub>CHZ</sub>, t<sub>CLZ</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 21. Transition is measured ±100 mV from steady-state voltage.

34. At any voltage and temperature  $t_{CHZ}$  is less than  $t_{CLZ}$  and  $t_{CHZ}$  less than  $t_{CO}$ . 35.  $t_{QVLD}$  specification is applicable for both rising and falling edges of QVLD signal.

36. Hold to >V<sub>IH</sub> or <V<sub>IL</sub>.

<sup>29.</sup> Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V,  $V_{REF} = 0.75$  V,  $RQ = 250 \Omega$ ,  $V_{DDQ} = 1.5$  V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified  $I_{OL}/I_{OH}$  and load capacitance shown in (a) of Figure 5 on page 21. 30. When a part with a maximum frequency above 333 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.






### **Switching Waveforms**

### Read/Write/Deselect Sequence





#### Notes

- 38. Outputs are disabled (high Z) one clock cycle after a NOP.
- 39. The third NOP cycle between read to write transition is not necessary for correct device operation when read latency = 2.0 cycles; however at high frequency operation, it is required to avoid bus contention.
- 40. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.

<sup>37.</sup> Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.




# **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1248KV18-400BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1248KV18-400BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1250KV18-400BZC		165-ball FBGA (13 × 15 × 1.4 mm)	
	CY7C1250KV18-400BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	


### **Ordering Code Definitions**






### Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES :

NUTES : NON-SOLDER MASK DEFINED (NSMD) SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CDDE : BB0AC/BW0AC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*G



# Acronyms

Acronym	Description
DDR	Double Data Rate
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
HSTL	High-Speed Transceiver Logic
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multiple Bit Upset
LSB	Least Significant Bit
LSBU	Logical Single Bit Upset
MSB	Most Significant Bit
PLL	Phase Locked Loop
QDR	Quad Data Rate
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
ТСК	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Document Title: CY7C1248KV18/CY7C1250KV18, 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-57834				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2816636	VKN / AESA	11/30/09	New data sheet.
*A	3068547	NJY	10/22/2010	Changed status from Preliminary to Final. Added Ordering Code Definitions. Updated Package Diagram. Minor edits. Updated to new template.
*B	3181270	SHTC	02/24/2011	Updated Ordering Information (Added CY7C1248KV18-400BZC, CY7C1250KV18-400BZC, and CY7C1250KV18-400BZI).
*C	3441386	PRIT	11/17/2011	Updated Package Diagram. Added Acronyms and Units of Measure.
*D	3600600	AVIA / PRIT	04/26/2012	Updated Features (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Configurations (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Functional Description (Removed CY7C1246KV18, CY7C1257KV1 related information). Updated Selection Guide (Removed 375 MHz, 333 MHz frequencies related information, removed CY7C1246KV18, CY7C1257KV18 related information Removed Logic Block Diagram – CY7C1246KV18. Removed Logic Block Diagram – CY7C1257KV18 related information). Updated Pin Configurations (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Pin Definitions (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Pin Definitions (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Functional Overview (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Truth Table (Removed CY7C1246KV18, CY7C1257KV18 related information). Updated Write Cycle Descriptions (Removed CY7C1246KV18, CY7C1257KV18). Updated Identification Register Definitions (Removed CY7C1246KV18 related information). Updated Identification Register Definitions (Removed CY7C1246KV18, CY7C1257KV18). Updated Identification Register Definitions (Removed 375 MHz, 333 MHz frequencie related information). Updated Electrical Characteristics (Removed 375 MHz, 333 MHz frequencie related information). Updated Switching Characteristics (Removed 375 MHz, 333 MHz frequencie related information). Updated Switching Characteristics (Removed 375 MHz, 333 MHz frequencie related information). Updated Package Diagram (spec 51-85180 (changed revision from *D to *E)
*E	3793643	PRIT	10/25/2012	Updated Package Diagram (spec 51-85180 (Changed revision from *E to *F)
*F	4373964	PRIT	05/08/2014	Updated Application Example: Updated Figure 2. Updated Thermal Resistance: Updated values of $\Theta_{JA}$ parameter. Included $\Theta_{JB}$ parameter and its details. Updated to new template.
*G	4568760	PRIT	11/12/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Updated part numbers.



# Document History Page (continued)

Document Title: CY7C1248KV18/CY7C1250KV18, 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-57834				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*H	5056625	PRIT	12/18/2015	Updated Package Diagram: spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*	5523314	PRIT	11/16/2016	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*J	6012155	AESATP12	01/03/2018	Updated logo and copyright.



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2009-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not therwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.