SN65HVD1040 Low-Power CAN Bus Transceiver With Bus Wakeup

1 Features

- Improved Drop-in Replacement for the TJA1040
- ±12 kV ESD Protection
- Low-Current Standby Mode With Bus Wakeup: 5 µA Typical
- Bus-Fault Protection of –27 V to 40 V
- Rugged Split-Pin Bus Stability
- Dominant Time-Out Function
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
  - High Input Impedance With Low V_{CC}
  - Monotonic Outputs During Power Cycling
- DeviceNet™ Vendor ID Number 806

2 Applications

- CAN Bus Applications
- Battery-Operated Applications
- Hand-Held Diagnostics
- Medical Scanning and Imaging
- HVAC
- Security Systems
- Telecom Base Station Status and Control
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- Industrial Automation
  - DeviceNet Data Buses

3 Description

The SN65HVD1040 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). As a CAN bus transceiver, the SN65HVD1040 device provides differential transmit and receive capability for a CAN controller at signaling rates of up to 1 Mbps(1).

Designed for operation in especially harsh environments, the device features ±12 kV ESD protection on the bus and split pins, cross-wire, overvoltage and loss of ground protection from –27 V to 40 V, overtemperature shutdown, a –12 V to 12 V common-mode range, and will withstanding voltage transients from –200 V to 200 V according to ISO 7637.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVD1040	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

SN65HVD1040 Block Diagram



Table of Contents

4 Revision History

Changes from Revision D (December 2008) to Revision E **Page**

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ... 1

5 Description (continued)

The STB input (pin 8) selects between two different modes of operation; high-speed or low-power mode. The high-speed mode of operation is selected by connecting STB to ground.

If a high logic level is applied to the STB pin of the SN65HVD1040, the device enters a low-power bus-monitor standby mode. While the SN65HVD1040 is in the low-power bus-monitor standby mode, a dominant bit greater than 5 µs on the bus is passed by the bus-monitor circuit to the receiver output. The local protocol controller may then reactivate the device when it needs to transmit to the bus.

A dominant time-out circuit in the SN65HVD1040 prevents the driver from blocking network communication during a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

The SPLIT output (pin 5) is available on the SN65HVD1040 as a $V_{CC}/2$ common-mode bus voltage bias for a split-termination network.

The SN65HVD1040 is characterized for operation from –40°C to 125°C.

6 Pin Configuration and Functions

D Package
8-Pin SOIC
(Top View)



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
TXD	1	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
GND	2	GND	Device ground
V_{CC}	3	Supply	Transceiver 5-V supply
RXD	4	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
SPLIT	5	O	Reference output voltage ($V_{CC}/2$)
CANL	6	I/O	Low level CAN bus line
CANH	7	I/O	High level CAN bus line
STB	8	I	Mode select: Strong pulldown to GND for high speed mode, strong pullup to V_{CC} for low power mode.

7 Specifications

7.1 Absolute Maximum Ratings

See Note (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage (2)	–0.3	7	V
$V_{I(bus)}$	Voltage at any bus terminal (CANH, CANL, SPLIT)	–27	40	V
$I_{O(OUT)}$	Receiver output current	–20	20	mA
	Voltage input, transient pulse (3), (CANH, CANL, SPLIT)	–200	200	V
V_I	Voltage input (TXD, STB)	–0.5	6	V
T_J	Junction temperature	–55	170	°C
T_{stg}	Storage temperature	–40	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
(3) Tested in accordance with ISO 7637, test pulses 1, 2, 3a, 3b, 5, 6 & 7.

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	Bus terminals vs GND	±12000	V
			All pins	±4000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		±1000	
		Machine model (MM) ANSI/ESDS5.2-1996		±200	
		IEC Contact Discharge (IEC 61000-4-2)	Bus terminals vs GND	±6000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		4.75		5.25	V
V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)		–12 (1)		12	V
V_{IH}	High-level input voltage	TXD, STB	2		5.25	V
V_{IL}	Low-level input voltage		0		0.8	V
V_{ID}	Differential input voltage		–6		6	V
I_{OH}	High-level output current	Driver	–70			mA
		Receiver	–2			
I_{OL}	Low-level output current	Driver			70	mA
		Receiver			2	
t_{SS}	Maximum pulse width to remain in standby				0.7	µs
T_J	Junction temperature		–40		150	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

7.4 Thermal Information

THERMAL METRIC[1]			SN65HVD1040 D (SOIC) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	Low-K Thermal Resistance[2]	211	°C/W
		High-K Thermal Resistance	131	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		79	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		53.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter		15.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter		53.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

7.5 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
$V_{O(D)}$	Bus output voltage (Dominant)	CANH	V_I = 0 V, STB at 0 V, R_L = 60 Ω, See Figure 11 and Figure 12	2.9	3.4	4.5	V
		CANL		0.8		1.75	
$V_{O(R)}$	Bus output voltage (Recessive)		V_I = 3 V, STB at 0 V, See Figure 11 and Figure 12	2	2.5	3	V
V_O	Bus output voltage (Standby)		R_L = 60 Ω, STB at V_{CC}, See Figure 11 and Figure 12	–0.1		0.1	V
$V_{OD(D)}$	Differential output voltage (Dominant)		V_I = 0 V, R_L = 60 Ω, STB at 0 V, See Figure 11 and Figure 12, and Figure 13	1.5		3	V
			V_I = 0 V, R_L = 45 Ω, STB at 0 V, See Figure 11 and Figure 12	1.4		3	
V_{SYM}	Output symmetry (Dominant or Recessive) [$V_{O(CANH)} + V_{O(CANL)}$]		STB at 0 V, See Figure 12 and Figure 23	0.9 × V_{CC}	V_{CC}	1.1×V_{CC}	V
$V_{OD(R)}$	Differential output voltage (Recessive)		V_I = 3 V, R_L = 60 Ω, STB at 0 V, See Figure 11 and Figure 12	–0.012		0.012	V
			V_I = 3 V, STB at 0 V, No Load	–0.5		0.05	
$V_{OC(D)}$	Common-mode output voltage (Dominant)		STB at 0 V, See Figure 18	2	2.3	3	V
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage				0.3		
I_{IH}	High-level input current, TXD input		V_I at V_{CC}	–2		2	µA
I_{IL}	Low-level input current, TXD input		V_I at 0 V	–50		–10	µA
$I_{O(off)}$	Power-off TXD Leakage current		V_{CC} at 0 V, TXD at 5 V			1	µA
$I_{OS(ss)}$	Short-circuit steady-state output current		V_{CANH} = –12 V, CANL Open, See Figure 22	–120	–72		mA
			V_{CANH} = 12 V, CANL Open, See Figure 22		0.36	1	
			V_{CANL} = –12 V, CANH Open, See Figure 22	–1	–0.5		
			V_{CANL} = 12 V, CANH Open, See Figure 22		71	120	
C_O	Output capacitance		See Input capacitance to ground in *Receiver Electrical Characteristics*.				

(1) All typical values are at 25°C with a 5-V supply.

7.6 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	High-speed mode	STB at 0 V, see Table 1		800	900	mV
V_{IT-}	Negative-going input threshold voltage			500	650		
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)		STB at V_{CC}	100	125		
V_{IT}	Input threshold voltage	Standby mode	STB at V_{CC}	500		1150	
V_{OH}	High-level output voltage		I_O = –2 mA, see Figure 16	4	4.6		V
V_{OL}	Low-level output voltage		I_O = 2 mA, see Figure 16		0.2	0.4	V
$I_{I(off)}$	Power-off bus input current		CANH or CANL = 5 V, V_{CC} at 0 V, TXD at 0 V			5	µA
$I_{O(off)}$	Power-off RXD leakage current		V_{CC} at 0 V, RXD at 5 V			20	µA
C_I	Input capacitance to ground, (CANH or CANL)		TXD at 3 V, V_I = 0.4 sin (4E6πt) + 2.5 V		20		pF
C_{ID}	Differential input capacitance		TXD at 3 V, V_I = 0.4 sin (4E6πt)		10		pF
R_{ID}	Differential input resistance		TXD at 3 V, STD at 0 V	30		80	kΩ
R_{IN}	Input resistance, (CANH or CANL)		TXD at 3 V, STD at 0 V	15	30	40	
$R_{I(m)}$	Input resistance matching $[1 - R_{IN\ (CANH)} / R_{IN\ (CANL)})]$ x 100%		$V_{CANH} = V_{CANL}$	–3%	0%	3%	

(1) All typical values are at 25°C with a 5-V supply.

7.7 Device Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{loop1}	Total loop delay, driver input to receiver output, Recessive to Dominant	STB at 0 V, see Figure 19	90		230	ns
t_{loop2}	Total loop delay, driver input to receiver output, Dominant to Recessive		90		230	

7.8 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	STB at 0 V, see Figure 14	25	65	120	ns
t_{PHL}	Propagation delay time, high-to-low-level output		25	45	120	
$t_{sk(p)}$	Pulse skew ($\lvert t_{PHL} - t_{PLH} \rvert$)				25	
t_r	Differential output signal rise time			25		
t_f	Differential output signal fall time			50		
t_{en}	Enable time from silent mode to dominant	See Figure 17			10	µs
t_{dom}	Dominant time-out	See Figure 20	300	450	700	µs

7.9 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pLH}	Propagation delay time, low-to-high-level output	STB at 0 V, TXD at 3 V, See Figure 16	60	100	130	ns
t_{pHL}	Propagation delay time, high-to-low-level output		45	70	130	
t_r	Output signal rise time			8		
t_f	Output signal fall time			8		
t_{BUS}	Dominant time required on bus for wakeup from standby (1)	STB at V_{CC} Figure 21	0.7		5	µs

(1) The device under test shall not signal a wake-up condition with dominant pulses shorter than t_{BUS} (min) and shall signal a wake-up condition with dominant pulses longer than t_{BUS} (max). Dominant pulses with a length between t_{BUS} (min) and t_{BUS} (max) may lead to a wakeup.

7.10 Dissipation Ratings

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Device Power Dissipation	R_L = 60 Ω, S at 0 V, Input to TXD a 500kHz 50% duty-cycle square wave		112	170	mW
T_{JS}	Junction Temperature, Thermal Shutdown (1)			190		°C

(1) Extended operation in thermal shutdown may affect device reliability, see the *Thermal Shutdown*.

7.11 Supply Current

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC}	Supply current, V_{CC}	Dominant	V_I = 0 V, 60 Ω Load, STB at 0 V		50	70	mA
		Recessive	$V_I = V_{CC}$, STB at 0 V		6	10	
		Standby	STB at V_{CC}, VI = V_{CC}		5	12	µA

7.12 Split-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_O	Output voltage	–500 µA < I_O < 500 µA	0.3 × V_{CC}	0.5 × V_{CC}	0.7 × V_{CC}	V
$I_{O(stb)}$	Standby mode leakage current	STB at 2 V, –12 V ≤ V_O ≤ 12 V	–5		5	µA

7.13 STB-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{IH}	High level input current	STB at 2 V	–10		0	µA
I_{IL}	Low level input current	STB at 0 V	–10		0	µA

7.14 Typical Characteristics



Figure 1. Recessive-to-Dominant Loop Time vs Free-Air Temperature (Across Vcc)



Figure 2. Dominant-to-Recessive Loop Time vs Free-Air Temperature (Across Vcc)



Figure 3. Supply Current (RMS) vs Signaling Rate



Figure 4. Driver Low-Level Output Voltage vs Low-Level Output Current



Figure 5. Driver High-Level Output Voltage vs High-Level Output Current



Figure 6. Driver Differential Output Voltage vs Free-Air Temperature (Across Vcc)

Typical Characteristics (continued)



Figure 7. Driver Output Current vs Supply Voltage



Figure 8. Receiver Output Voltage vs Differential Input Voltage



Figure 9. Frequency Spectrum of Common-Mode Emissions



Figure 10. Direct Power Injection (DPI) Response vs Frequency

8 Parameter Measurement Information



Figure 11. Driver Voltage, Current, and Test Definition



Figure 12. Bus Logic State Voltage Definitions



Figure 13. Driver V_{OD} Test Circuit



Figure 14. Driver Test Circuit and Voltage Waveforms



Figure 15. Receiver Voltage and Current Definitions

Parameter Measurement Information (continued)



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6ns, Z_O = 50 Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 16. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$\lvert V_{ID}\rvert$	R	
–11.1 V	–12 V	900 mV	L	V_{OL}
12 V	11.1 V	900 mV	L	
–6 V	–12 V	6 V	L	
12 V	6 V	6 V	L	
–11.5 V	–12 V	500 mV	H	V_{OH}
12 V	11.5 V	500 mV	H	
–12 V	–6 V	6 V	H	
6 V	12 V	6 V	H	
Open	Open	X	H	



Figure 17. T_{en} Test Circuit and Voltage Waveforms



All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 18. Peak-To-Peak Common Mode Output Voltage Test and Waveform



All V_I input pulses are from 0 V to V_{CC} and supplied by a generator with the following characteristics: t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 19. T_{loop} Test Circuit and Voltage Waveforms



All V_I input pulses are from 0 V to V_{CC} and supplied by a generator with the following characteristics: t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.

A. C_L = 100 pF includes instrumentation and fixture capacitance within ±20%.

Figure 20. Dominant Time-Out Test Circuit and Waveform



A. For V_I bit width ≤ 0.7 µs, V_O = V_{OH}. For V_II bit width ≥ 5 µs, V_O = V_{OL}. V_I input pulses are supplied from a generator with the following characteristics; t_r or t_f ≤ 6 ns. Pulse Repetition Rate (PRR) = 50 Hz, 30% duty cycle.

B. C_L = 15 pF includes instrumentation and fixture capacitance within ±20%.

Figure 21. T_{BUS} Test Circuit and Waveform



Figure 22. Driver Short-Circuit Current Test and Waveform



Figure 23. Driver Output Symmetry Test Circuit

9 Detailed Description

9.1 Overview

The SN65HVD1040 CAN bus transceiver meets or exceeds the ISO 11898 standard as a high-speed controller area network (CAN) bus physical layer device. The device is designed to interface between the differential bus lines in controller area network and the CAN protocol controller at data rates up to 1 Mbps.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Mode Control

9.3.1.1 High-Speed Mode

Select the high-speed mode of the device operation by setting the STB pin low. The CAN bus driver and receiver are fully operational and the CAN communication is bidirectional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD.

9.3.1.2 Low-Power Mode

If a high logic level is applied to the STB pin, the device enters a low-power bus-monitor standby mode. While the SN65HVD1040 is in the low-power bus-monitor standby mode, a dominant bit greater than 5 µs on the bus is passed by the bus-monitor circuit to the receiver output. The local protocol controller may then reactivate the device when it needs to transmit to the bus.

9.3.2 Dominant State Time-Out

During normal mode, the mode where the CAN driver is active, the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the time-out period t_{TXD_DTO}. The DTO circuit is triggered on a falling edge on the driver input, TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen on TXD before the time-out period expires. This frees the CAN bus for communication between other nodes on the network. The CAN driver is re-enabled when a rising edge is seen on the drvier input, TXD, thus clearing the TXD DTO condition. The receiver and RXD pin still reflect the CAN bus, and the bus pins are biased to recessive level during a TXD DTO.

Feature Description (continued)

NOTE

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate on the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate using: Minimum Data Rate = 11 / t_{TXD_DTO}.

9.3.3 Thermal Shutdown

The SN65HVD1040 has a thermal shutdown that turns off the driver outputs when the junction temperature nears 190°C. This shutdown prevents catastrophic failure from bus shorts, but does not protect the circuit from possible damage. The user should strive to maintain recommended operating conditions, and not exceed absolute maximum ratings at all times. If the SN65HVD1040 is subjected to many or long durations faults that can put the device into thermal shutdown, it should be replaced.

9.3.4 SPLIT

A reference voltage (V_{CC}/2) is available through the SPLIT outpit pin. The SPLIT voltage should be tied to the common mode point in a split termination network, hence the pin name, to help stabilize the output common mode voltage. See Figure 29 for more application specific information on properly terminating the CAN bus.

9.3.5 Operating Temperature Range

The SN65HVD1040 is characterized for operation from –40°C to 125°C.

9.4 Device Functional Modes

Table 2. Driver Function Table(1)

INPUTS		OUTPUTS		BUS STATE
TXD	STB	CANH	CANL	
L	L	H	L	DOMINANT
H	L	Z	Z	RECESSIVE
Open	X	Z	Z	RECESSIVE
X	H or Open	Z	Z	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; Z = high impedance

Table 3. Receiver Function Table(1)

DIFFERENTIAL INPUTS V_{ID} = CANH - CANL	STB	OUTPUT RXD	BUS STATE
V_{ID} ≥ 0.9 V	L	L	DOMINANT
V_{ID} ≥ 1.15 V	H or Open	L	DOMINANT
0.5 V < V_{ID} < 0.9 V	X	?	?
V_{ID} ≤ 0.5 V	X	H	RECESSIVE
Open	X	H	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

Table 4. Parametric Cross Reference With the TJA1040

TJA1040(1)	PARAMETER	HVD10xx
TJA1040 DRIVER SECTION		
V_{IH}	High-level input voltage	Recommended V_{IH}
V_{IL}	Low-level input voltage	Recommended V_{IL}
I_{IH}	High-level input current	Driver I_{IH}
I_{IL}	Low-level input current	Driver I_{IL}
TJA1040 BUS SECTION		
$V_{th(dif)}$	Differential input voltage	Receiver V_{IT} and recommended V_{ID}
$V_{hys(dif)}$	Differential input hysteresis	Receiver V_{hys}
$V_{O(dom)}$	Dominant output voltage	Driver $V_{O(D)}$
$V_{O(reces)}$	Recessive output voltage	Driver $V_{O(R)}$
$V_{I(dif)(th)}$	Differential input voltage	Receiver V_{IT} and recommended V_{ID}
$V_{O(dif0(bus)}$	Differential bus voltage	Driver $V_{OD(D)}$ and $V_{OD(R)}$
I_{LI}	Power-off bus input current	Receiver $I_{I(off)}$
$I_{O(SC)}$	Short-circuit output current	Driver $I_{OS(SS)}$
$R_{I(cm)}$	CANH, CANL input resistance	Receiver R_{IN}
$R_{I(def)}$	Differential input resistance	Receiver R_{ID}
$R_{I(cm)\ (m)}$	Input resistance matching	Receiver $R_{I\ (m)}$
$C_{I(cm)}$	Input capacitance to ground	Receiver C_I
$C_{I(dif)}$	Differential input capacitance	Receiver C_{ID}
TJA1040 RECEIVER SECTION		
I_{OH}	High-level output current	Recommended I_{OH}
I_{OL}	Low-level output current	Recommended I_{OL}
TJA1040 SPLIT PIN SECTION		
V_O	Reference output voltage	V_O
TJA1040 TIMING SECTION		
$t_{d(TXD-BUSon)}$	Delay TXD to bus active	Driver t_{PLH}
$t_{d(TXD-BUSoff)}$	Delay TXD to bus inactive	Driver t_{PHL}
$t_{d(BUSon-RXD)}$	Delay bus active to RXD	Receiver t_{PHL}
$t_{d(BUSoff-RXD)}$	Delay bus inactive to RXD	Receiver t_{PLH}
$t_{PD(TXD–RXD)}$	Prop delay TXD to RXD	Device t_{LOOP1} and t_{LOOP2}
$t_{d(stb-norm)}$	Enable time from standby to dominant	Driver t_{en}
TJA1040 STB PIN SECTION		
V_{IH}	High-level input voltage	Recommended V_{IH}
V_{IL}	Low-level input voltage	Recommended V_{IL}
I_{IH}	High-level input current	I_{IH}
I_{IL}	Low-level input current	I_{IL}

(1) From TJA1040 Product Specification, NXP, February 19, 2003.



Figure 24. Equivalent Input and Output Schematic Diagrams

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the TXD and RXD pin. A recessive bus state is when the bus is biased to $V_{CC}/2$ via the high-resistance internal resistors R_{IN} and R_{ID} of the receiver, corresponding to a logic high on the TXD and RXD pins. See Figure 25 and Figure 26.



Figure 25. Bus States



Figure 26. Simplified Recessive Common Mode Bias and Receiver

CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the link layer portion of the CAN protocol. The different nodes on the network are typically connected through the use of a 120-Ω characteristic impedance twisted-pair cable with termination on both ends of the bus.

10.2 Typical Application



Figure 27. Typical Application Schematic

10.2.1 Design Requirements

10.2.1.1 Bus Loading, Length, and Number of Nodes

The ISO 11898 Standard specifies up to 1 Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are SAE J1939, CANopen, DeviceNet and NMEA2000.



Figure 28. Typical CAN Bus

Typical Application (continued)

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the SN65HVD1040 CAN transceiver. ISO 11898-2 specifies the driver differential output with a 60-Ω load (two 120-Ω termination resistors in parallel) and the differential output must be greater than 1.5 V. The SN65HVD1040 device is specified to meet the 1.5-V requirement with a 60-Ω load, and additionally specified with a differential output voltage minimum of 1.2 V across a common mode range of –2 V to 7 V through a 330-Ω coupling network. This network represents the bus loading of 90 SN65HVD1040 transceivers based on their minimum differential input resistance of 30 kΩ. Therefore, the SN65HVD1040 supports up to 90 transceivers on a single bus segment with margin to the 1.2-V minimum differential input voltage requirement at each node.

For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1-km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898 CAN standard.

10.2.1.2 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120-Ω characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.

Termination is typically a 120-Ω resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used (see Figure 29). Split termination uses two 60-Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

Care should be taken when determining the power ratings of the termination resistors. A typical worst case fault condition is if the system power supply and ground were shorted across the termination resistance which would result in much higher current through the termination resistance than the current limit of the CAN transceiver.



Figure 29. CAN Termination

10.2.1.3 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (TXD pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs (CANH and CANL) to its output (RXD pin). A typical loop delay for the SN65HVD1050 transceiver is displayed in Figure 33.

Typical Application (continued)

10.2.2 Detailed Design Procedure

10.2.2.1 CAN Basics

The basics of arbitration require that the receiver at the sending node designate the first bit as dominant or recessive after the initial wave of the first bit of a message travels to the most remote node on a network and back again. Typically, this “sample” is made at 75% of the bit width, and within this limitation, the maximum allowable signal distortion in a CAN network is determined by network electrical parameters.

Factors to be considered in network design include the approximately 5 ns/m propagation delay of typical twisted-pair bus cable; signal amplitude loss due to the loss mechanisms of the cable; and the number, length, and spacing of drop-lines (stubs) on a network. Under strict analysis, variations among the different oscillators in a system also must be accounted for with adjustments in signaling rate and stub and bus length. Table 5 lists the maximum signaling rates achieved with the SN65HVD1040 with several bus lengths of category 5, shielded twisted pair (CAT 5 STP) cable.

Table 5. Maximum Signaling Rates for Various Cable Lengths

BUS LENGTH (m)	SIGNALING RATE (kbps)
30	1000
100	500
250	250
500	125
1000	62.5

The Standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with 120 Ω characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines connect nodes to the bus and should be kept as short as possible to minimize signal reflections.

Connectors, while not specified by the standard should have as little effect as possible on standard operating parameters such as capacitive loading. Although unshielded cable is used in many applications, data transmission circuits employing CAN transceivers are usually used in applications requiring a rugged interconnection with a wide common-mode voltage range. Therefore, shielded cable is recommended in these electronically harsh environments, and when coupled with the standard’s –2-V to 7-V common-mode range of tolerable ground noise, helps to ensure data integrity. The SN65HVD1040 enhances the standard’s insurance of data integrity with an extended –12 V to 12 V range of common-mode operation.

An eye pattern is a useful tool for measuring overall signal quality. As displayed in Figure 30, the differential signal changes logic states in two places on the display, producing an “eye.” Instead of viewing only one logic crossing on the scope, an entire “bit” of data is brought into view. The resulting eye pattern includes all of the effects of systemic and random distortion, and displays the time during which a signal may be considered valid.

The height of the eye above or below the receiver threshold voltage level at the sampling point is the noise margin of the system. Jitter is typically measured at the differential voltage zero-crossing during the logic state transition of a signal. Note that jitter present at the receiver threshold voltage level is considered by some to be a more effective representation of the jitter at the input of a receiver.

As the sum of skew and noise increases, the eye closes and data is corrupted. Closing the width decreases the time available for accurate sampling, and lowering the height enters the 900 mV or 500 mV threshold of a receiver.

Different sources induce noise onto a signal. The more obvious noise sources are the components of a transmission circuit themselves; the signal transmitter, traces and cables, connectors, and the receiver. Beyond that, there is a termination dependency, cross-talk from clock traces and other proximity effects, V_{CC} and ground bounce, and electromagnetic interference from near-by electrical equipment.

The balanced receiver inputs of the SN65HVD1040 mitigate most all sources of signal corruption, and when used with a quality shielded twisted-pair cable, help insure data integrity.



Figure 30. Typical CAN Differential Signal Eye-Pattern

10.2.2.1.1 Differential Signal

CAN is a differential bus where complementary signals are sent over two wires and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single ended logic level output signal.

The CAN driver creates the differential voltage between CANH and CANL in the dominant state. The dominant differential output of the SN65HVD1040 is greater than 1.5 V and less than 3 V across a 60-Ω load as defined by the ISO 11898 standard. Figure 31 shows CANH, CANL, and the differential dominant state level for the SN65HVD1040.

A CAN receiver is required to output a recessive state when less than 500 mV of differential voltage exists on the bus, and a dominant state when more than 900 mV of differential voltage exists on the bus. The CAN receiver must do this with common-mode input voltages from –2 V to 7 V.



Figure 31. Differential Output Waveform

10.2.2.1.2 Common-Mode Signal

A common-mode or recessive signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Because the bias voltage of the recessive state of the device is dependent on V_{CC} , any noise present or variation of V_{CC} will have an effect on this bias voltage seen by the bus. The SN65HVD1040 CAN transceiver has the recessive bias voltage set to 0.5 × V_{CC} to comply with the ISO 11898-2 CAN standard.

10.2.2.1.3 ESD Protection

A typical application that employees a CAN bus network may require some form of ESD, burst, and surge protection to shield the CAN transceiver against unwanted transients that can potential damage the transceiver. To help shield the SN65HVD1040 transceiver against these high energy transients, transient voltage suppressors can be implemented on the CAN differential bus terminals. These devices will help absorb the impact of a ESD, burst, and/or surge strike.

10.2.2.1.4 Transient Voltage Suppresser (TVS) Diodes

Transient voltage suppressors are the preferred protection components for a CAN bus due to their low capacitance, which allows them to be designed into every node of a multi-node network without requiring a reduction in data rate. With response times of a few picoseconds and power ratings of up to several kilowatts, TVS diodes present the most effective protection against ESD, burst, and surge transients.



Figure 32. Transient

10.2.3 Application Curve



Figure 33. t_{loop} Delay Waveform

11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close as possible to the V_{CC} supply pins as possible. The TPS76350 is a linear voltage regulator suitable for the 5-V supply rail.

12 Layout

12.1 Layout Guidelines

In order for the printed-circuit-board design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.

Use V_{CC} and ground planes to provide low inductance.

NOTE

High frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device. An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bidirectional diode or varistor solution) and bus filter capacitors C5 and C7 are shown in Figure 34.

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 34 shows split termination. This is where the termination is split into two resistors, R5 and R6, with the center or split tap of the termination connected to ground through capacitor C6. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues of the bus is not properly terminated on both ends.

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (V_{CC}). Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3, and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4.

Because the internal pullup and pulldown biasing of the device is weak for floating pins, an external 1-kΩ to 10-kΩ pullup or pulldown resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open-drain host processor is used to drive the TXD pin of the device an external pullup resistor between 1 kΩ and 10 kΩ should be used to drive the recessive input state of the device.

Pin 5: SPLIT should be connected to the center point of a split termination scheme to help stabilize the common mode voltage to $V_{CC}/2$. If SPLIT is unused it should be left floating.

Pin 8: This pin is shown assuming the mode pin, STB, will be used. If the device will only be used in normal mode, R3 is not needed and the pads of C4 could be used for the pulldown resistor to GND.

12.2 Layout Example



Figure 34. Layout Recommendation

13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

DeviceNet, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD1040D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP1040	
SN65HVD1040DG4	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP1040	
SN65HVD1040DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP1040	Samples
SN65HVD1040DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP1040	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1040 :

- Automotive : SN65HVD1040-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1040DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1040DR	SOIC	D	8	2500	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD1040D	D	SOIC	8	75	505.46	6.76	3810	4
SN65HVD1040DG4	D	SOIC	8	75	505.46	6.76	3810	4



PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265