

# 128K x 8 Static RAM

#### **Features**

- · High speed
  - $-t_{AA} = 10, 12, 15 \text{ ns}$
- · CMOS for optimum speed/power
- · Center power/ground pinout
- · Automatic power-down when deselected
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- Functionally equivalent to CY7C1019

#### **Functional Description**


The CY7C1019B/10191B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{OE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019B/10191B is available in standard 32-pin TSOP Type II and 400-mil-wide SOJ packages. Customers should use part number CY7C10191B when ordering parts with 10 ns  $t_{AA}$ , and CY7C1019B when ordering 12 and 15 ns  $t_{AA}$ .





#### **Selection Guide**

		7C10191B-10	7C1019B-12	7C1019B-15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current		150	140	130	mA
Maximum Standby Current		10	10	10	mA
	L	_	1	1	mA

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}$  .... –0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

			7C101	91B-10	7C1019B-12		7C1019B-15		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		2.4		٧
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	٧
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	+1	-1	+1	-1	+1	μА
l <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	-5	+5	<b>–</b> 5	+5	<b>–</b> 5	+5	μА
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		150		140		130	mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$		40		40		40	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX}$		20		20		20	
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,		10		10		10	mA
	Power-Down Current —CMOS Inputs	$ \begin{array}{c c} \text{CE} \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{or } \text{V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{array} $		_		1		1	


# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

- 1.  $V_{\rm IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2.  $T_{\rm A}$  is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT  $\begin{array}{ccc} & 167\Omega \\ \hline & & \\$ 

## Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C101	91B-10	7C10	19B-12	7C10	19B-15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle		•		•		•	•	
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15	ns
Write Cycle <sup>[7</sup>	7, 8]		•					-
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		5		6		7	ns

#### Notes:


- 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- 5. thzoe, thzee, thzee, and thzwe are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
   The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- 8. The minimum write cycle time for Write Cycle no. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V,}$		300	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{V} \text{ or } V_{\text{IN}} \le 0.3 \text{V}$	0		ns
t <sub>R</sub>	Operation Recovery Time		200		μS

### **Data Retention Waveform**




# **Switching Waveforms**

Read Cycle No. 1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]



#### Notes:


- 9. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 10. WE is HIGH for read cycle.

  11. Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]



Notes:


12. Data I/O is high impedance if  $\overline{OE} = V_{|H-}$ 13. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[13]</sup>



# **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1019B-12VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019B-12ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019B-12ZXC	ZS32	32-Lead TSOP Type II (Pb -Free )	
15	CY7C1019B-15VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019B-15VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
	CY7C1019B-15ZC	ZS32	32-Lead TSOP Type II	Commercial
	CY7C1019B-15ZXC	ZS32	32-Lead TSOP Type II (Pb -Free)	
	CY7C1019B-15ZI	ZS32	32-Lead TSOP Type II	Industrial
lease contac	ct local sales representative regarding	availability of pa	rts	




## **Package Diagrams**


#### 32-Lead (400-mil) Molded SOJ V33




DIMENSIONS IN INCHES MIN. MAX.



#### 32-Lead TSOP II ZS32





All product or company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

	Document Title: CY7C1019B/CY7C10191B 128K x 8 Static RAM Document Number: 38-05026						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	109949	09/25/01	SZV	Change from Spec number: 38-01115 to 38-05026			
*A	116170	08/14/02	HGK	SOJ (400-mil) package outline replacing incorrect SOJ package     Pin for pin compatible with CY7C1019     Industrial packages added to Ordering Information			
*B	397875	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Updated the Ordering Information Table on page # 6.			