

HA-5320

High Speed Precision Monolithic Sample and Hold Amplifier

Features • Gain, D.C. 2 x 10⁶ V/V • Aquisition Time 1.0μs (0.01%) • Droop Rate 0.08μV/μs (+25°C) 17μV/μs (Full Temperature) • Aperture Time 25ns

Hold Step Error (See Glossary) 1.0mV

- Internal Hold Capacitor
- Fully Differential Input
- TTL Compatible

Description

The HA-5320 was designed for use in precision, high speed data acquisition systems.

The circuit consists of an input transconductance amplifier capable of providing large amounts of charging current, a low leakage analog switch, and an output integrating amplifier. The analog switch sees virtual ground as its load; therefore, charge injection on the hold capacitor is constant over the entire input/output voltage range. The pedestal voltage resulting from this charge injection can be adjusted to zero by use of the offset adjust inputs. The device in-

Applications

- Precision Data Acquisition Systems
- Digital to Analog Converter Deglitcher
- Auto Zero Circuits
- Peak Detector

cludes a hold capacitor. However, if improved droop rate is required at the expense of acquisition time, additional hold capacitance may be added externally.

This monolithic device is manufactured using the Harris Dielectric Isolation Process, minimizing stray capacitance and eliminating SCR's. This allows higher speed and latchfree operation. The HA-5320 is available in a Ceramic 14-pin DIP, and a Ceramic 20-pin LCC package. For further information, please see Application Note 538.

Functional Diagram **Pinouts** 14 PIN CERAMIC DIP **TOP VIEW** 14 SALCONTROL INPUT T OFFSET ADJUST +INPut 2 13 SUPPLY GND OFFSET ADJUST 3 12 N.C HA-5320 100 pF OFFSET ADJUST 4 11 EXTERNAL HOLD CAP 10 N.C -INPUT O SIG. GND 6 9 V+ +INPUT O OUTPUT INTEGRATOR BANDWIDTH OUTPUT 7 CONTROL 20 PIN CERAMIC LCC INTEGRATOR BANDWIDTH SUPPLY SIG GND OFFSET ADJUST EXTERNAL HOLD N C N C OFFSET ADJUST EXTERNAL HOLD CAP N C N C N.C 9 10 11 12 13 N C INTEGRATOR BANDWIDTH OUTPUT

Specifications HA-5320

Absolute Maximum Ratings (Note 1)	Operating Temperature Range
Differential Input Voltage±24V	$\begin{array}{lll} \text{HA}-5320-2/-8 & & & -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{HA}-5320-5 & & & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +75^{\circ}\text{C} \\ \text{Storage Temperature Range} & & -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ \end{array}$

Electrical Specifications

Test Conditions (Unless Otherwise Specified) VSUPPLY = ±15.0V; CH = Internal; Digital Input: VIL = +0.8V (Sample), VIH = +2.0V (Hold), Unity Gain Configuration (Output tied to -Input)

PARAMETER		HA-5320-2/-8			HA-5320-5/-7			
	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					_			
Input Voltage Range	Full	±10	-	-	±10	_	-	V
Input Resistance	+25°C	1	5	-	1	5	-	МΩ
Input Capacitance	+25°C	-	-	3	-	-	3	pF
Offset Voltage	+25°C	-	0.2	-	-	0.5	-	mV
	Full	-	-	2.0	-	-	1.5	m∨
Bias Current	+25°C	-	70	200	-	100	300	nA
	Full	-	-	200	-	-	300	nA
Offset Current	+25°C	-	30	100	-	30	300	nA
	Full	-	-	100	-	-	300	nA
Common Mode Range	Full	±10	-	-	±10	-	-	V
CMRR (Note 3)	+25°C	80	90	-	72	90	-	dB
Offset Voltage T.C.	Full	-	5	15	-	5	20	μV/oC
TRANSFER CHARACTERISTICS	•				·•···			
Gain, D.C.	+25°C	106	2x106	-	3x10 ⁵	2x10 ⁶	-	V/V
Gain Bandwidth Product ($A_V = +1$)	+25°C							
(Note 5) $C_H = 100pF$	-	-	2.0	-	-	2.0	-	MHz
C _H = 1000pF			0.18	_	-	0.18	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage	Full	±10	-	-	±10	-	-	٧
Output Current	+25°C	±10	-	-	±10	-	-	mA
Full Power Bandwidth (Note 4)	+25°C	-	600	-	-	600	-	kHz
Output Resistance (Hold Mode)	+25°C	-	1.0	-	-	1.0	-	Ω
Total Output Noise, D.C. to 10MHz			ļ					
Sample	+25°C	-	125	200	-	125	200	μVRMS
Hold	+25°C	-	125	200	-	125	200	μVRMS
TRANSIENT RESPONSE	<u> </u>							
Rise Time (Note 5)	+25°C	-	100	-	_	100	-	ns
Overshoot (Note 5)	+25°C	-	15	-	- '	15	-	%
Slew Rate (Note 6)	+25°C	_	45	-	_	45	-	V/µs

Specifications HA-5320

Electrical Specifications (Continued)

PARAMETER		HA	-5320-2	/-8	HA-5320-5/-7			
	TEMP	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
DIGITAL INPUT CHARACTERISTICS								_
Input Voltage (High), VIH	Full	2.0	-	-	2.0	-	-	v
Input Voltage (Low), VIL	Full	-	-	0.8	-	-	0.8	V V
Input Current (V _{IL} = 0V)	Full	-	-	10	-		4	μA
Input Current $(V_{IH} = +5V)$	Full	-	-	0.1	-	- 1	0.1	μА
SAMPLE AND HOLD CHARACTERISTICS								
Acquisition Time to 0.1% (Note 7)	+25°C	-	0.8	1.2	-	0.8	1.2	μs
Acquisition Time to 0.01% (Note 7)	+25°C	-	1.0	1.5	-	1.0	1.5	μS
Aperture Time (Note 8)	+25°C	-	25	-	-	25	-	ns
Effective Aperture Delay Time (See Glossary)	+25°C	-50	-25	0	-50	-25	0	ns
Aperture Uncertainty	+25°C	-	0.3	-	-	0.3	-	ns
Droop Rate	+25°C	-	0.08	0.5	-	0.08	0.5	μV/με
	Full	-	17	100	-	1.2	100	μV/με
Drift Current (Note 9)	+25°C	-	8	50	-	8	50	pΑ
	Full	-	1.7	10	-	0.12	10	nA
Charge Transfer (Note 9)	+25°C	-	0.1	0.5	-	0.1	0.5	рС
Hold Mode Settling Time 0.01%	Full	-	165	350	-	165	350	ns
Hold Mode Feedthrough (10V _{p-p} , 100kHz)	Full	-	2	-	-	2	-	mV
POWER SUPPLY CHARACTERISTICS			•			•		•
Positive Supply Current (Note 10)	+25°C	-	11	13	-	11	13	mA
Negative Supply Current (Note 10)	+25°C	-	-11	-13	-	-11	-13	mA
Power Supply Rejection V+	Full	80	-	-	80	-	-	dB
(Note 11) V-	Full	65	_	_	65	-	-	dB

NOTES

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
- 2. Internal Power Dissipation may limit Output Current below 20mA.
- 3. $V_{CM} = \pm 5V D.C.$
- 4. $V_O \approx 20V_{p-p}$; $R_L = 2k\Omega$; $C_L = 50pF$; unattenuated output.
- 5. $V_O \approx 200 \text{mV}_{p-p}$; $R_L = 2k\Omega$; $C_L = 50 \text{pF}$.

- 6. $V_O = 20V \text{ Step; } R_L = 2k\Omega; C_L = 50pF.$
- 7. $V_O = 10V$ Step; $R_L = 2k\Omega$; $C_L = 50pF$.
- 8. Derived from computer simulation only; not tested.
- 9. V_{IN} = 0V, V_{IH} = +3.5V, t_r < 20ns (V_{IL} to V_{IH}).
- Specified for a zero differential input voltage between +IN and -IN. Supply current will increase with differential input (as may occur in the Hold mode) to approximately ±28mA at 20V.
- 11. Based on a one volt delta in each supply, i.e. 15V ±0.5V D.C.

Applying the HA-5320

The HA-5320 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Harris Application Note 517 for a collection of circuit ideas.

LAYOUT

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to $0.1 \mu F$, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

HOLD CAPACITOR

The HA-5320 includes a 100pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other tradeoffs as shown in the Performance Curves.

If an external hold capacitor C_H is used, then a noise bandwidth capacitor of value 0.1 C_H should be connected from pin 8 to ground. Exact value and type are not critical.

The hold capacitor C_H should have high insulation resistance and low dielectric absorption, to minimize droop errors. Polystyrene dielectric is a good choice for operating temperatures up to +85°C. Teflon® and glass dielectrics offer good performance to +125°C and above.

The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

®Teflon is a registered Trademark of Dupont Corporation.

Applications

Figure 1 shows the HA-5320 connected as a unity gain noninverting amplifier — its most widely used configuration. As an input device for a fast successive — approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5320's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The application may call for an external hold capacitor C_H as shown. As mentioned earlier, $0.1C_H$ is then

recommended at pin 8 to reduce output noise in the Hold mode.

The HA-5320 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.





FIGURE 1.


TYPICAL HA-5320 CONNECTIONS; NONINVERTING UNITY GAIN MODE

NOTE: Pin Numbers Refer to DIP Package Only.




Test Circuits

CHARGE TRANSFER AND DRIFT CURRENT




CHARGE TRANSFER TEST

1. Observe the "hold step" voltage V_p:



DRIFT CURRENT TEST


1. Observe the voltage "droop", $\Delta V_{O}/\Delta T$:



2. Compute charge transfer: Q = V_pC_H

2. Measure the slope of the output during hold, $\Delta V_O/\Delta T$, and compute drift current: $I_D = C_H \Delta V_O/\Delta T$.

HOLD MODE FEED THROUGH ATTENUATION



Feedthrough in dB = 20 Log
$$\frac{V_{OUT}}{V_{IN}}$$
 where:
$$V_{OUT} = \text{Volts}_{p-p}, \text{ Hold Mode,}$$

$$V_{IN} = \text{Volts}_{p-p}.$$

Glossary of Terms

ACQUISITION TIME:

The time required following a "sample" command, for the output to reach its final value within $\pm 0.1\%$ or $\pm 0.01\%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

CHARGE TRANSFER:

The small charge transferred to the holding capacitor from the inter-electrode capacitance of the switch when the unit is switched to the HOLD mode. Charge transfer is directly proportional to sample-to-hold offset pedestal error, where:

Charge Transfer (pC) = CH (pF) x Offset Error (V)

APERTURE TIME:

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is the interval between the conditions of 10% open and 90% open.

HOLD STEP ERROR:

Hold Step Error is the output error due to Charge Transfer (see above). It may be calculated from the specified parameter. Charge Transfer, using the following relationship:

See Performance Curves.

EFFECTIVE APERTURE DELAY TIME (EADT):

The difference between propagation time from the analog input to S/H switch, and digital delay time between the Hold command and opening of the switch.

EADT may be positive, negative or zero. If zero, the S/H amplifier will output a voltage equal to V_{IN} at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of V_{IN} that occurred before the Hold command.

APERTURE UNCERTAINTY:

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

DRIFT CURRENT:

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$I_D (pA) = C_H (pF) \times \frac{\Delta V}{\Delta T}$$
 (Volts/sec)

θjc 15 19

Die Characteristics

Transistor Count	Thermal Constants (°C/W)	θ_{ja}
Die Dimensions	Ceramic DIP	75
Substrate PotentialVSUPPLY	Ceramic LCC	76
Process Bipolar DI		