











### THS4521, THS4522, THS4524

SBOS458H - DECEMBER 2008 - REVISED JUNE 2015

# THS452x Very Low Power, Negative Rail Input, Rail-To-Rail Output, Fully Differential **Amplifier**

#### **Features**

- Fully Differential Architecture
- Bandwidth: 145 MHz  $(A_V = 1 V/V)$
- Slew Rate: 490 V/µs
- $HD_2$ : -133 dBc at 10 kHz (1  $V_{RMS}$ ,  $R_L = 1 k\Omega$ )
- $HD_3$ : -141 dBc at 10 kHz (1  $V_{RMS}$ ,  $R_L = 1 k\Omega$ )
- Input Voltage Noise: 4.6 nV/ $\sqrt{Hz}$  (f = 100 kHz)
- THD+N: -112dBc (0.00025%) at 1 kHz (22-kHz BW,  $G = 1, 5 V_{PP}$ )
- Open-Loop Gain: 119 dB (DC)
- NRI-Negative Rail Input
- RRO—Rail-to-Rail Output
- Output Common-Mode Control (with Low Offset)
- Power Supply:
  - Voltage: +2.5 V (±1.25 V) to +5.5 V (±2.75 V)
  - Current: 1.14 mA/ch
- Power-Down Capability: 20 µA (typical)

### **Applications**

- Low-Power SAR and ΔΣ ADC Drivers
- Low-Power Differential Drivers
- Low-Power Differential Signal Conditioning
- Low-Power, High-Performance Differential Audio **Amplifiers**

### 3 Description

The THS4521, THS4522, and THS4524 family of devices are very low-power, fully differential amplifiers with rail-to-rail output and an input common-mode range that includes the negative rail. These amplifiers are designed for low-power data acquisition systems and high-density applications where power dissipation is a critical parameter, and provide exceptional performance applications.


The family includes single FDA (THS4521), dual FDA (THS4522), and quad FDA (THS4524) versions.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
THS4521	SOIC (8)	4.90 mm × 3.91 mm	
11104021	VSSOP (8)	3.00 mm × 3.00 mm	
THS4522	TSSOP (16)	5.00 mm × 4.40 mm	
THS4524	TSSOP (38)	9.70 mm × 4.40 mm	

(1) For all available packages, see the package option addendum at the end of the datasheet.

### THS4521 and ADS1278 Combined Performance





Tone	Signal			SINAD	SFDR
(Hz)	(dBFS)	SNR (dBc)	THD (dBc)	(dBc)	(dBc)
1 k	-0.50	109.1	-107.9	105.5	113.7

For more information on this circuit, view SBAU197.



1	Гa	h	عا	Ωf	Co	nte	nte
		_		v	$\mathbf{u}$		

1	Features 1		8.3 Feature Description	2
2	Applications 1		8.4 Device Functional Modes	34
3	Description 1		8.5 Programming	40
4	Revision History2	9	Application and Implementation	4
5	Device Comparison Table3		9.1 Application Information	4 <sup>-</sup>
6	Pin Configuration and Functions4		9.2 Typical Applications	4 <sup>-</sup>
7	Specifications7	10	Power Supply Recommendations	5
'	7.1 Absolute Maximum Ratings	11	Layout	5
	7.2 ESD Ratings 7		11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		11.2 Layout Example	
	7.4 Thermal Information	12	Device and Documentation Support	
	7.5 Electrical Characteristics: $V_{S+} - V_{S-} = 3.3 \text{ V} \dots 8$		12.1 Device Support	
	7.6 Electrical Characteristics: $V_{S+} - V_{S-} = 5 \text{ V}$		12.2 Related Links	
	7.7 Typical Characteristics		12.3 Community Resources	
	7.8 Typical Characteristics: $V_{S+} - V_{S-} = 3.3  V$		12.4 Trademarks	5
	7.9 Typical Characteristics: 5 V		12.5 Electrostatic Discharge Caution	53
8			12.6 Glossary	
0	Detailed Description	13		
	8.2 Functional Block Diagram		Information	53

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

ont page diagram from mF to µF (typo)	1
front page FFT plot from kW to k $\Omega$ (typo)	1
Ratings minimum storage temperature value from 65 to -65 (typo)	<del>7</del>
s section	53
m	m Ratings minimum storage temperature value from 65 to -65 (typo)ees section

Changes from Revision E (December 2010) to Revision F

Changed Input Offset Current values in 3.3 V Electrical Characteristics

Changed Input Offset Current Drift values in 3.3 V Electrical Characteristics

Changed Input Offset Current values in 5 V Electrical Characteristics

11

Changed Input Offset Current Drift values in 5 V Electrical Characteristics

11

Changed R41 and R42 in Figure 79

42

# 

Submit Documentation Feedback



### 5 Device Comparison Table

These fully differential amplifiers feature accurate output common-mode control that allows for dc-coupling when driving analog-to-digital converters (ADCs). This control, coupled with an input common-mode range below the negative rail as well as rail-to-rail output, allows for easy interfacing between single-ended, ground-referenced signal sources. Additionally, these devices are ideally suited for driving both successive-approximation register (SAR) and delta-sigma ( $\Delta\Sigma$ ) ADCs using only a single +2.5V to +5V and ground power supply.

The THS4521, THS4522, and THS4524 family of fully differential amplifiers is characterized for operation over the full industrial temperature range from -40°C to +85°C. Table 1 shows a comparison of the THS4521 device to similar TI devices.

Table 1. THS4521 Device Comparison


				-		
DEVICE	BW (MHz)	I <sub>Q</sub> (mA)	THD (dBc) AT 100 kHz	V <u>N</u>	RAIL-TO-RAIL	DUAL PART NUMBERS
THS4531	36	0.25	-104	10.0	Neg In, Out	_
THS4521	145	0.95	-102	4.6	Neg In, Out	THS4522
THS4520	620	14.2	-107	2.0	Out	_
THS4541	850	10.1	-137	2.2	Neg In, Out	_

Product Folder Links: THS4521 THS4522 THS4524




### 6 Pin Configuration and Functions


#### THS4521 D and DGK Package 8-Pin SOIC and VSSOP Top View



#### THS4522 PW Package 16-Pin TSSOP Top View



#### THS4524 DBT Package 38-Pin TSSOP Top View



#### Pin Functions: THS4521

PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
$V_{IN-}$	1	Inverting amplifier input					
V <sub>OCM</sub>	2	Common-mode voltage input					
$V_{S+}$	3	Amplifier positive power-supply input					
$V_{OUT+}$	4	Noninverting amplifier output					
$V_{OUT-}$	5	Inverting amplifier output					
$V_{S-}$	6	Amplifier negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.					
PD	7	Power down. $\overline{PD}$ = logic low puts device into low-power mode. $\overline{PD}$ = logic high or open for normal operation.					
$V_{IN+}$	8	Noninverting amplifier input					



### Pin Functions: THS4522

PIN		DESCRIPTION				
NAME	NO.	DESCRIPTION				
PD <sub>1</sub>	1	Power down 1. $\overline{PD}$ = logic low puts device into low-power mode. $\overline{PD}$ = logic high or open for normal operation.				
$V_{IN1+}$	2	Noninverting amplifier 1 input				
V <sub>IN1</sub>	3	Inverting amplifier 1 input				
V <sub>OCM1</sub>	4	Common-mode voltage input 1				
PD <sub>2</sub>	5	Power down 2. $\overline{PD}$ = logic low puts device into low-power mode. $\overline{PD}$ = logic high or open for normal operation.				
V <sub>IN2+</sub>	6	Noninverting amplifier 2 input				
V <sub>IN2</sub>	7	Inverting amplifier 2 input				
V <sub>OCM2</sub>	8	Common-mode voltage input 2				
$V_{S+2}$	9	Amplifier 2 positive power-supply input				
V <sub>OUT2+</sub>	10	Noninverting amplifier 2 output				
V <sub>OUT2</sub>	11	Inverting amplifier 2 output				
V <sub>S-</sub>	12	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.				
V <sub>S+1</sub>	13	Amplifier 1 positive power-supply input				
V <sub>OUT1+</sub>	14	Noninverting amplifier 1 output				
V <sub>OUT1</sub>	15	Inverting amplifier 1 output				
V <sub>S-</sub>	16	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.				



### Pin Functions: THS4524

D	IN	Pin Functions: THS4524			
NAME	NO.	DESCRIPTION			
PD <sub>1</sub>	1	Power down 1. $\overline{PD}$ = logic low puts channel into low-power mode. $\overline{PD}$ = logic high or open for normal operation.			
V <sub>IN1+</sub>	2	Noninverting amplifier 1 input			
V <sub>IN1</sub>	3	Inverting amplifier 1 input			
V <sub>OCM1</sub>	4	Common-mode voltage input 1			
V <sub>S-</sub>	5	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
PD 2	6	Power down 2. $\overline{PD}$ = logic low puts channel into low-power mode. $\overline{PD}$ = logic high or open for normal operation.			
V <sub>IN2+</sub>	7	Noninverting amplifier 2 input			
V <sub>IN2</sub>	8	Inverting amplifier 2 input			
V <sub>OCM2</sub>	9	Common-mode voltage input 2			
V <sub>S-</sub>	10	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
PD <sub>3</sub>	11	Power down 3. $\overline{PD}$ = logic low puts channel into low-power mode. $\overline{PD}$ = logic high or open for normal operation.			
V <sub>IN3+</sub>	12	Noninverting amplifier 3 input			
V <sub>IN3</sub>	13	Inverting amplifier 3 input			
V <sub>OCM3</sub>	14	Common-mode voltage input 3			
V <sub>S-</sub>	15	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
PD <sub>4</sub>	16	Power down 4. $\overline{PD}$ = logic low puts channel into low-power mode. $\overline{PD}$ = logic high or open for normal operation.			
V <sub>IN4+</sub>	17	Noninverting amplifier 4 input			
V <sub>IN4</sub> _	18	Inverting amplifier 4 input			
V <sub>OCM4</sub>	19	Common-mode voltage input 4			
V <sub>S4+</sub>	20	Amplifier 4 positive power-supply input			
V <sub>OUT4+</sub>	21	Noninverting amplifier 4 output			
V <sub>OUT4</sub>	22	Inverting amplifier 4 output			
V <sub>S-</sub>	23	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S-</sub>	24	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S3+</sub>	25	Amplifier 3 positive power-supply input			
V <sub>OUT3+</sub>	26	Noninverting amplifier3 output			
V <sub>OUT3</sub>	27	Inverting amplifier3 output			
V <sub>S-</sub>	28	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S-</sub>	29	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S2+</sub>	30	Amplifier 2 positive power-supply input			
V <sub>OUT2+</sub>	31	Noninverting amplifier 2 output			
V <sub>OUT2</sub>	32	Inverting amplifier 2 output			
V <sub>S</sub> _	33	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S-</sub>	34	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			
V <sub>S1+</sub>	35	Amplifier 1 positive power-supply input			
V <sub>OUT1+</sub>	36	Noninverting amplifier 1 output			
V <sub>OUT1</sub>	37	Inverting amplifier 1 output			
V <sub>S-</sub>	38	Negative power-supply input. Note that V <sub>S</sub> is tied together on multi-channel devices.			

Submit Documentation Feedback



## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

	MIN	MAX	UNIT	
Supply voltage, V <sub>S-</sub> to V <sub>S+</sub>		5.5	V	
Input/output voltage, V <sub>I</sub> (V <sub>IN±</sub> , V <sub>OUT±</sub> , V <sub>OCM</sub> pins)	(V <sub>S-</sub> ) - 0.7	$(V_{S+}) + 0.7$	V	
Differential input voltage, V <sub>ID</sub>		1	V	
Output current, I <sub>O</sub>		100	mA	
Input current, I <sub>I</sub> (V <sub>IN±</sub> , V <sub>OCM</sub> pins)		10	mA	
Continuous power dissipation	See Thermal II	al Information table		
Maximum junction temperature, T <sub>J</sub>		150	°C	
Maximum junction temperature, T <sub>J</sub> (continuous operation, long-term reliability)		125	°C	
Operating free-air temperature, T <sub>A</sub>	-40	85	°C	
Storage temperature, T <sub>stg</sub>	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1300	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V
	diodilargo	Machine model (MM)	±50	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V <sub>S+</sub> single-supply voltage	2.7	5.0	5.4	٧
T <sub>A</sub> Ambient temperature	-40	25	85	°C

### 7.4 Thermal Information

	iornia miorniación					
		THS4	1521	THS4522	THS4524	
	THERMAL METRIC <sup>(1)</sup>	D	DGK	PW	DBT	UNIT
		8 PINS	8 PINS	16 PINS	38 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.8	193.8	124.2	106.2	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	81.8	84.1	62.8	60.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	68.3	115.3	68.5	65.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	32.2	17.9	15.8	18.5	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	67.8	113.6	68	65.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: THS4521 THS4522 THS4524

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.5 Electrical Characteristics: $V_{S+} - V_{S-} = 3.3 \text{ V}$

At  $V_{S+} = 3.3 \text{ V}$ ,  $V_{S-} = 0 \text{ V}$ ,  $V_{OCM} = \text{open}$ ,  $V_{OUT} = 2 \text{ V}_{PP}$  (differential),  $R_L = 1 \text{ k}\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT
AC PERFORMANCE					•	
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 1	С		135		MHz
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 2	С		49		MHz
Small-signal bandwidth	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 5	С		18.6		MHz
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 10	С		9.3		MHz
Gain bandwidth product	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 10	С		93		MHz
Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		95		MHz
Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		20		MHz
Rising slew rate (differential)	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		420		V/µs
Falling slew rate (differential)	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		460		V/µs
Overshoot	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		1.2%		
Undershoot	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		2.1%		
Rise time	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		4		ns
Fall time	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		3.5		ns
Settling time to 1%	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		13		ns
HARMONIC DISTORTION		1				
	f = 1 MHz, V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		-85		dBc
2nd harmonic	f = 1 kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub> , G = 1 <sup>(2)</sup> , differential input	С		-133		dBc
	f = 1 MHz, V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		-90		dBc
3rd harmonic	$f = 1 \text{ kHz}, V_{OUT} = 1 V_{RMS}, G = 1^{(2)},$ differential input	С		-141		dBc
Second-order intermodulation distortion	Two-tone, $f_1 = 2$ MHz, $f_2 = 2.2$ MHz, $V_{OUT} = 2$ - $V_{PP}$ envelope	С		-83		dBc
Third-order intermodulation distortion	Two-tone, $f_1 = 2$ MHz, $f_2 = 2.2$ MHz, $V_{OUT} = 2$ - $V_{PP}$ envelope	С		-90		dBc
Input voltage noise	f > 10 kHz	С		4.6		nV/√ <del>Hz</del>
Input current noise	f > 100 kHz	С		0.6		pA/√Hz
Overdrive recovery time	Overdrive = ±0.5 V	С		80		ns
Output balance error	V <sub>OUT</sub> = 100 mV, f ≤ 2 MHz (differential input)	С		<b>–</b> 57		dB
Closed-loop output impedance	f = 1 MHz (differential)	С		0.3		Ω
Channel-to-channel crosstalk (THS4522, THS4524)	f = 10 kHz, measured differentially	С		-125		dB
DC PERFORMANCE						
Open-loop voltage gain (A <sub>OL</sub> )		Α	100	116		dB
Input referred effect voltage	$T_A = +25$ °C	Α		±0.2	±2	mV
Input-referred offset voltage	$T_A = -40$ °C to +85°C	В		±0.5	±3.5	mV
Input offset voltage drift <sup>(3)</sup>	$T_A = -40$ °C to +85°C	С		±2		μV/°C
Input bias current <sup>(4)</sup>	$T_A = +25$ °C	В		0.65	0.85	μΑ
input bids currents?	$T_A = -40$ °C to +85°C	В		0.75	0.95	μΑ
Input bias current drift <sup>(3)</sup>	$T_A = -40$ °C to +85°C	В		±1.75	±2	nA/°C
Input offset surrent	$T_A = +25$ °C	В		±30	±180	nA
Input offset current	$T_A = -40$ °C to +85°C	В		±30	±215	nA
Input offset current drift <sup>(3)</sup>	$T_A = -40$ °C to +85°C	В		±100	±600	pA/°C

<sup>(1)</sup> Test levels: **(A)** 100% tested at 25°C. Over temperature limits set by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(4) Input bias current is positive out of the device.

Submit Documentation Feedback

<sup>(2)</sup> Not directly measurable; calculated using noise gain of 101 as described in the Applications section, Audio Performance.

<sup>(3)</sup> Input offset voltage drift, input bias current drift, input offset current drift, and V<sub>OCM</sub> drift are average values calculated by taking data at the maximum-range ambient-temperature end points, computing the difference, and dividing by the temperature range. Maximum drift is set by the distribution of a large sampling of devices. Drift is not specified by a test or a quality assurance (QA) sample test.



At  $V_{S+}=3.3~V,~V_{S-}=0~V,~V_{OCM}=$  open,  $V_{OUT}=2~V_{PP}$  (differential),  $R_L=1~k\Omega$  differential, G=1~V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT
INPUT						
0	T <sub>A</sub> = +25°C	А		-0.2	-0.1	V
Common-mode input voltage low	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	В		-0.1	0	V
	$T_A = +25$ °C	Α	1.9	2		V
Common-mode input voltage high	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	В	1.8	1.9		V
Common-mode rejection ratio (CMRR)		Α	80	100		dB
Input impedance		С		0.7 pF		kΩ∥pF
OUTPUT				· · · · · · · · · · · · · · · · · · ·		
	$T_A = +25^{\circ}C$	А		0.08	0.15	V
Output voltage low	$T_A = -40$ °C to +85°C	В		0.09	0.2	V
	T <sub>A</sub> = +25°C	А	3.0	3.1		V
Output voltage high	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	В	2.95	3.05		V
Output current drive (for linear operation)	$R_{\rm L} = 50 \Omega$	С		±35		mA
POWER SUPPLY	-	1				
Specified operating voltage		В	2.5	3.3	5.5	V
Quiescent operating current, per channel	T <sub>A</sub> = +25°C	A	0.9	1.0	1.2	mA
	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	В	0.85	1.0	1.25	mA
Power-supply rejection ratio (±PSRR)	TA TO GIVE THE G	A	80	100	20	dB
POWER DOWN						
Enable voltage threshold	Assured on above 2.1 V	Α		1.6	2.1	V
Disable voltage threshold	Assured off below 0.7 V	A	0.7	1.6		V
Disable pin bias current	7.000.00 0.7 20.01 0.7	C	· · · ·	1		μA
Power-down quiescent current		C		10		μA
Turn-on time delay	Time to $V_{OUT}$ = 90% of final value, $V_{IN}$ = 2 V, $R_{I}$ = 200 $\Omega$	В		108		ns
Turn-off time delay	Time to $V_{OUT}$ = 10% of original value, $V_{IN}$ = 2 $V$ , $R_{I}$ = 200 $\Omega$	В		88		ns
V <sub>OCM</sub> VOLTAGE CONTROL						
Small-signal bandwidth		С		23		MHz
Slew rate		С		55		V/µs
Gain		Α	0.98	0.99	1.02	V/V
Common-mode offset voltage from V <sub>OCM</sub> input	Measured at V <sub>OUT</sub> with V <sub>OCM</sub> input driven, V <sub>OCM</sub> = 1.65 V ±0.5 V	В		±2.5	±4	mV
Input bias current	V <sub>OCM</sub> = 1.65 V ±0.5 V	В		±5	±8	μA
V <sub>OCM</sub> voltage range		A	1	0.8 to 2.5	2.3	V
Input impedance		С		72  1.5		kΩ∥pF
Default output common-mode voltage offset from (V <sub>S+</sub> - V <sub>S-</sub> ) / 2	Measured at V <sub>OUT</sub> with V <sub>OCM</sub> input open	A		±1.5	±5	mV

Product Folder Links: THS4521 THS4522 THS4524



### 7.6 Electrical Characteristics: $V_{S+} - V_{S-} = 5 \text{ V}$

At  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = 0 \text{ V}$ ,  $V_{OCM} = \text{open}$ ,  $V_{OUT} = 2 \text{ V}_{PP}$  (differential),  $R_F = 1 \text{ k}\Omega$ ,  $R_L = 1 \text{ k}\Omega$  differential, G = 1 V/V, single-ended input, differential output, input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
	V <sub>OUT</sub> = 100 mV <sub>PP</sub> , G = 1	С		145		MHz
	$V_{OUT} = 100 \text{ mV}_{PP}, G = 2$	С		50		MHz
Small-signal bandwidth	$V_{OUT} = 100 \text{ mV}_{PP}, G = 5$	С		20		MHz
	$V_{OUT} = 100 \text{ mV}_{PP}, G = 10$	С		9.5		MHz
Gain bandwidth product	V <sub>OLIT</sub> = 100 mV <sub>PP</sub> , G = 10	С		95		MHz
Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		145		MHz
Bandwidth for 0.1-dB flatness	$V_{OLIT} = 2 V_{PP}, G = 1$	С		30		MHz
Rising slew rate (differential)	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		490		V/µs
Falling slew rate (differential)	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		600		V/µs
Overshoot	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		1%		
Undershoot	$V_{OUT}$ = 2-V Step, G = 1, R <sub>L</sub> = 200 $\Omega$	С		2.6%		
Rise time	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		3.4		ns
Fall time	$V_{OUT}$ = 2-V Step, G = 1, R <sub>L</sub> = 200 $\Omega$	С		3		ns
Settling time to 1%	$V_{OUT} = 2-V \text{ Step, } G = 1, R_L = 200 \Omega$	С		10		ns
HARMONIC DISTORTION						-
	f = 1 MHz, V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		-85		dBc
2nd harmonic	f = 1 kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub> , G = 1 <sup>(2)</sup> , differential input	С		-133		dBc
	f = 1 MHz, V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1	С		-91		dBc
3rd harmonic	f = 1 kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub> , G = 1 <sup>(2)</sup> , differential input	С		-141		dBc
Second-order intermodulation distortion	Two-tone, $f_1 = 2$ MHz, $f_2 = 2.2$ MHz, $V_{OUT} = 2$ - $V_{PP}$ envelope	С		-86		dBc
Third-order intermodulation distortion	Two-tone, $f_1 = 2$ MHz, $f_2 = 2.2$ MHz, $V_{OUT} = 2$ - $V_{PP}$ envelope	С		-93		dBc
Input voltage noise	f > 10 kHz	С		4.6		nV/√ <del>Hz</del>
Input current noise	f > 100 kHz	С		0.6		pA/√Hz
SNR	V <sub>OUT</sub> = 5 V <sub>PP</sub> , 20 Hz to 22 kHz BW, differential input	С		123		dBc
THD+N	$f$ = 1 kHz , $V_{OUT}$ = 5 $V_{PP}$ , 20 Hz to 22 kHz BW, differential input	С		112		dBc
Overdrive recovery time	Overdrive = ±0.5 V	С		75		ns
Output balance error	$V_{OUT}$ = 100 mV, f < 2 MHz, $V_{IN}$ differential	С		<b>–</b> 57		dB
Closed-loop output impedance	f = 1 MHz (differential)	С		0.3		Ω
Channel-to-channel crosstalk (THS4522. THS4524)	f = 10 kHz, measured differentially	С		-125		dB
DC PERFORMANCE						
Open-loop voltage gain (A <sub>OL</sub> )		Α	100	119		dB
Input referred effect voltage	$T_A = +25$ °C	Α		±0.24	±2	mV
Input-referred offset voltage	$T_A = -40$ °C to $+85$ °C	В		±0.5	±3.5	mV
Input offset voltage drift (3)	$T_A = -40$ °C to +85°C	С		±2		μV/°C
Input bias current <sup>(4)</sup>	T <sub>A</sub> = +25°C	В		0.7	0.9	μΑ
input bias currents?	$T_A = -40$ °C to +85°C	В	<del></del>	0.9	1.1	μΑ
Input bias current drift <sup>(3)</sup>	$T_A = -40$ °C to +85°C	В		±1.8	±2.2	nA/°C

<sup>(1)</sup> Test levels: **(A)** 100% tested at 25°C. Over temperature limits set by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(4) Input bias current is positive out of the device.

Submit Documentation Feedback

<sup>(2)</sup> Not directly measurable; calculated using noise gain of 101 as described in the Applications section, Audio Performance.

<sup>(3)</sup> Input offset voltage drift, input bias current drift, input offset current drift, and V<sub>OCM</sub> drift are average values calculated by taking data at the maximum-range ambient-temperature end points, computing the difference, and dividing by the temperature range. Maximum drift is set by the distribution of a large sampling of devices. Drift is not specified by a test or a quality assurance (QA) sample test.



At  $V_{S+}=5$  V,  $V_{S-}=0$  V,  $V_{OCM}=$  open,  $V_{OUT}=2$   $V_{PP}$  (differential),  $R_F=1$  k $\Omega$ ,  $R_L=1$  k $\Omega$  differential, G=1 V/V, single-ended input, differential output, input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	ТҮР	MAX	UNIT
Input offset current	$T_A = +25$ °C	В		±30	±180	nA
input onset current	$T_A = -40$ °C to +85°C	В		±30	±215	nA
Input offset current drift <sup>(3)</sup>	$T_A = -40$ °C to +85°C	В		±100	±600	pA/°C
INPUT		· ·				
0	T <sub>A</sub> = +25°C	Α		-0.2	-0.1	V
Common-mode input voltage low	$T_A = -40$ °C to +85°C	В		-0.1	0	V
0	T <sub>A</sub> = +25°C	Α	3.6	3.7		V
Common-mode input voltage high	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	В	3.5	3.6		V
Common-mode rejection ratio (CMRR)		Α	80	102		dB
Input impedance		С		100  0.7		kΩ∥pF
OUTPUT						
	$T_A = +25^{\circ}C$	Α		0.10	0.15	V
Output voltage low	$T_A = -40$ °C to +85°C	В		0.115	0.2	V
	$T_A = +25^{\circ}C$	Α	4.7	4.75		V
Output voltage high	$T_A = -40$ °C to +85°C	В	4.65	4.7		V
Output current drive (for linear operation)	$R_{L} = 50 \Omega$	С		±55		mA
POWER SUPPLY	112 - 00 12	0				110 (
Specified operating voltage		В	2.5	5.0	5.5	V
Specified operating voltage	T <sub>A</sub> = +25°C	A	0.95	1.14	1.25	mA
Quiescent operating current, per channel	$T_A = +25 \text{ C}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	В	0.9	1.15	1.23	mA
Power aupply rejection ratio (+PCPP)	1 <sub>A</sub> = -40 C to +65 C	A	80	100	1.3	dB
Power-supply rejection ratio (±PSRR)  POWER DOWN		А	80	100		иь
	Ensured on above 2.1 V			1.6	2.1	V
Enable voltage threshold		A	0.7		2.1	
Disable voltage threshold	Ensured off below 0.7 V	A	0.7	1.6		V
Disable pin bias current		С		1		μA
Power-down quiescent current		С		20		μA
Turn-on time delay	Time to $V_{OUT}$ = 90% of final value, $V_{IN}$ = 2 V, $R_L$ = 200 $\Omega$	В		70		ns
Turn-off time delay	Time to $V_{OUT}$ = 10% of original value, $V_{IN}$ = 2 V, $R_L$ = 200 $\Omega$	В		60		ns
V <sub>OCM</sub> VOLTAGE CONTROL						
Small-signal bandwidth		С		23		MHz
Slew rate		С		55		V/µs
Gain		Α	0.98	0.99	1.02	V/V
Common-mode offset voltage from V <sub>OCM</sub> input	Measured at $V_{OUT}$ with $V_{OCM}$ input driven, $V_{OCM} = 2.5 \text{ V} \pm 1 \text{ V}$	В		±5	±9	mV
Input bias current	V <sub>OCM</sub> = 2.5V ±1 V	В		±20	±25	μA
V <sub>OCM</sub> voltage range		Α	1	0.8 to 4.2	4	V
Input impedance		С		46  1.5		kΩ∥pF
Default output common-mode voltage offset from $(V_{S+}-V_{S-})/2$	Measured at V <sub>OUT</sub> with V <sub>OCM</sub> input open	А		±1	±5	mV

Product Folder Links: THS4521 THS4522 THS4524



# 7.7 Typical Characteristics

Table 2. Table of Graphs:  $V_{S+} - V_{S-} = 3.3 \text{ V}$ 

	FIGURE
Small-Signal Frequency Response	Figure 1
Large-Signal Frequency Response	Figure 2
Large- and Small-Signal Pulse Response	Figure 3
Slew Rate vs V <sub>OUT</sub> Step	Figure 4
Overdrive Recovery	Figure 5
10-kHz Output Spectrum on AP Analyzer	Figure 6
Harmonic Distortion vs Frequency	Figure 7
Harmonic Distortion vs Output Voltage at 1 MHz	Figure 8
Harmonic Distortion vs Gain at 1 MHz	Figure 9
Harmonic Distortion vs Load at 1 MHz	Figure 10
Harmonic Distortion vs V <sub>OCM</sub> at 1 MHz	Figure 11
Two-Tone, Second- and Third-Order Intermodulation Distortion vs Frequency	Figure 12
Single-Ended Output Voltage Swing vs Load Resistance	Figure 13
Main Amplifier Differential Output Impedance vs Frequency	Figure 14
Frequency Response vs $C_{LOAD}$ ( $R_{LOAD} = 1 \text{ k}\Omega$ )	Figure 15
$R_O$ vs $C_{LOAD}$ ( $R_{LOAD} = 1 \text{ k}\Omega$ )	Figure 16
Rejection Ratio vs Frequency	Figure 17
THS4522, THS4524 Crosstalk (Measured Differentially)	Figure 18
Turn-on Time	Figure 19
Turn-off Time	Figure 20
Input-Referred Voltage Noise and Current Noise Spectral Density	Figure 21
Main Amplifier Differential Open-Loop Gain and Phase	Figure 22
Output Balance Error vs Frequency	Figure 23
V <sub>OCM</sub> Small-Signal Frequency Response	Figure 24
V <sub>OCM</sub> Large-Signal Frequency Response	Figure 25
V <sub>OCM</sub> Input Impedance vs Frequency	Figure 26

Submit Documentation Feedback




# Table 3. Table of Graphs: $V_{S+} - V_{S-} = 5 \text{ V}$

	FIGURE
Small-Signal Frequency Response	Figure 27
Large-Signal Frequency Response	Figure 28
Large- and Small-Signal Pulse Response	Figure 29
Slew Rate vs V <sub>OUT</sub> Step	Figure 30
Overdrive Recovery	Figure 31
10-kHz Output Spectrum on AP Analyzer	Figure 33
Harmonic Distortion vs Frequency	Figure 34
Harmonic Distortion vs Output Voltage at 1 MHz	Figure 35
Harmonic Distortion vs Gain at 1 MHz	Figure 36
Harmonic Distortion vs Load at 1 MHz	Figure 37
Harmonic Distortion vs V <sub>OCM</sub> at 1 MHz	Figure 38
Two-Tone, Second- and Third-Order Intermodulation Distortion vs Frequency	Figure 39
Single-Ended Output Voltage Swing vs Load Resistance	Figure 40
Main Amplifier Differential Output Impedance vs Frequency	Figure 41
Frequency Response vs $C_{LOAD}$ ( $R_{LOAD} = 1 \text{ k}\Omega$ )	Figure 42
$R_O \text{ vs } C_{LOAD} (R_{LOAD} = 1 \text{ k}\Omega)$	Figure 43
Rejection Ratio vs Frequency	Figure 44
THS4522, THS4524 Crosstalk (Measured Differentially)	Figure 45
Turn-on Time	Figure 46
Turn-off Time	Figure 47
Input-Referred Voltage Noise and Current Noise Spectral Density	Figure 48
Main Amplifier Differential Open-Loop Gain and Phase	Figure 49
Output Balance Error vs Frequency	Figure 50
V <sub>OCM</sub> Small-Signal Frequency Response	Figure 51
V <sub>OCM</sub> Large-Signal Frequency Response	Figure 52
Voca Input Impedance vs Frequency	Figure 53



### 7.8 Typical Characteristics: $V_{S+} - V_{S-} = 3.3 \text{ V}$


At  $V_{S+} = +3.3$  V,  $V_{S-} = 0$  V,  $V_{OCM} = open$ ,  $V_{OUT} = 2$   $V_{PP}$  (differential),  $R_F = 1$  k $\Omega$ ,  $R_L = 1$  k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.



Submit Documentation Feedback




At  $V_{S+} = +3.3 \text{ V}$ ,  $V_{S-} = 0 \text{ V}$ ,  $V_{OCM} = \text{open}$ ,  $V_{OUT} = 2 \text{ V}_{PP}$  (differential),  $R_F = 1 \text{ k}\Omega$ ,  $R_L = 1 \text{ k}\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.






At  $V_{S+}$  = +3.3 V,  $V_{S-}$  = 0 V,  $V_{OCM}$  = open,  $V_{OUT}$  = 2  $V_{PP}$  (differential),  $R_F$  = 1  $k\Omega$ ,  $R_L$  = 1  $k\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.







At  $V_{S+}$  = +3.3 V,  $V_{S-}$  = 0 V,  $V_{OCM}$  = open,  $V_{OUT}$  = 2  $V_{PP}$  (differential),  $R_F$  = 1 k $\Omega$ ,  $R_L$  = 1 k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.





At  $V_{S+}$  = +3.3 V,  $V_{S-}$  = 0 V,  $V_{OCM}$  = open,  $V_{OUT}$  = 2  $V_{PP}$  (differential),  $R_F$  = 1  $k\Omega$ ,  $R_L$  = 1  $k\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.






18

Product Folder Links: THS4521 THS4522 THS4524




### 7.9 Typical Characteristics: 5 V

At  $V_{S+} = +5$  V,  $V_{S-} = 0$  V,  $V_{OCM} = open$ ,  $V_{OUT} = 2$   $V_{PP}$  (differential),  $R_F = 1$  k $\Omega$ ,  $R_L = 1$  k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.






At  $V_{S+} = +5$  V,  $V_{S-} = 0$  V,  $V_{OCM} = open$ ,  $V_{OUT} = 2$   $V_{PP}$  (differential),  $R_F = 1$  k $\Omega$ ,  $R_L = 1$  k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.



Submit Documentation Feedback




At  $V_{S+} = +5$  V,  $V_{S-} = 0$  V,  $V_{OCM} = open$ ,  $V_{OUT} = 2$   $V_{PP}$  (differential),  $R_F = 1$  k $\Omega$ ,  $R_L = 1$  k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.






At  $V_{S+} = +5$  V,  $V_{S-} = 0$  V,  $V_{OCM} = open$ ,  $V_{OUT} = 2$   $V_{PP}$  (differential),  $R_F = 1$  k $\Omega$ ,  $R_L = 1$  k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.





At  $V_{S+}$  = +5 V,  $V_{S-}$  = 0 V,  $V_{OCM}$  = open,  $V_{OUT}$  = 2  $V_{PP}$  (differential),  $R_F$  = 1 k $\Omega$ ,  $R_L$  = 1 k $\Omega$  differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.





### 8 Detailed Description

#### 8.1 Overview

The THS4521, THS4522, and THS4524 family is tested with the test circuits shown in this section; all circuits are built using the available THS4521 evaluation module (EVM). For simplicity, power-supply decoupling is not shown; see the layout in the *Typical Applications* section for recommendations. Depending on the test conditions, component values change in accordance with Table 4 and Table 5, or as otherwise noted. In some cases the signal generators used are ac-coupled and in others they dc-coupled 50- $\Omega$  sources. To balance the amplifier when ac-coupled, a 0.22- $\mu$ F capacitor and 49.9- $\Omega$  resistor to ground are inserted across R<sub>IT</sub> on the alternate input; when dc-coupled, only the 49.9- $\Omega$  resistor to ground is added across R<sub>IT</sub>. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated in a single-supply configuration as described in the *Typical Applications* section with no impact on performance. Also, for most of the tests, except as noted, the devices are tested with single-ended inputs and a transformer on the output to convert the differential output to single-ended because common lab test equipment has single-ended inputs and outputs. Similar or better performance can be expected with differential inputs and outputs.

As a result of the voltage divider on the output formed by the load component values, the amplifier output is attenuated. The *Atten* column in Table 5 shows the attenuation expected from the resistor divider. When using a transformer at the output (as shown in Figure 55), the signal sees slightly more loss because of transformer and line loss; these numbers are approximate.

Table 4. Gain Component Values for Single-Ended Input (see Figure 54)

Gain	R <sub>F</sub>	R <sub>G</sub>	R <sub>IT</sub>
1 V/V	1 kΩ	1 kΩ	52.3 Ω
2 V/V	1 kΩ	487 Ω	53.6 Ω
5 V/V	1 kΩ	191 Ω	59.0 Ω
10 V/V	1 kΩ	86.6 Ω	69.8 Ω

1. Gain setting includes  $50-\Omega$  source impedance. Components are chosen to achieve gain and  $50-\Omega$  input termination.


Table 5. Load Component Values For 1:1 Differential To Single-Ended Output Transformer (See Figure 55)

R <sub>L</sub>	R <sub>O</sub>	R <sub>OT</sub>	Atten
100 Ω	24.9 Ω	Open	6 dB
200 Ω	86.6 Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1 kΩ	487 Ω	52.3 Ω	31.8 dB

1. Total load includes  $50-\Omega$  termination by the test equipment. Components are chosen to achieve load and  $50-\Omega$  line termination through a 1:1 transformer.



### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Frequency Response

The circuit shown in Figure 54 is used to measure the frequency response of the circuit.

A network analyzer is used as the signal source and the measurement device. The output impedance of the network analyzer is dc-coupled and is 50  $\Omega$ .  $R_{\text{IT}}$  and  $R_{\text{G}}$  are chosen to impedance-match to 50  $\Omega$  and maintain the proper gain. To balance the amplifier, a 49.9- $\Omega$  resistor to ground is inserted across  $R_{\text{IT}}$  on the alternate input.

The output is probed using a Tektronix high-impedance differential probe across the  $953-\Omega$  resistor and referred to the amplifier output by adding back the 0.42-dB because of the voltage divider on the output.




Figure 54. Frequency Response Test Circuit



#### 8.3.2 Distortion

The circuit shown in Figure 55 is used to measure harmonic and intermodulation distortion of the amplifier.

A signal generator is used as the signal source and the output is measured with a Rhode and Schwarz spectrum analyzer. The output impedance of the HP signal generator is ac-coupled and is 50  $\Omega$ .  $R_{\rm IT}$  and  $R_{\rm G}$  are chosen to impedance match to 50 Ω and maintain the proper gain. To balance the amplifier, a 0.22-μF capacitor and 49.9- $\Omega$  resistor to ground are inserted across R<sub>IT</sub> on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured and then a notch filter is inserted at the output to reduce the fundamental so it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single-ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.




Figure 55. Distortion Test Circuit

#### 8.3.3 Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, and Turn-On/Turn-Off Time

The circuit shown in Figure 56 is used to measure slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and amplifer turn-on/turn-off time. Turn-on and turn-off time are measured with the same circuit modified for 50-Ω input impedance on the PD input by replacing the 0.22-μF capacitor with a 49.9- $\Omega$  resistor. For output impedance, the signal is injected at  $V_{OUT}$  with  $V_{IN}$  open; the drop across the  $2x 49.9-\Omega$  resistors is then used to calculate the impedance seen looking into the amplifier output.




Figure 56. Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive Recovery, Vout Swing, and Turn-On/Turn-Off Test Circuit

Submit Documentation Feedback



### 8.3.4 Common-Mode and Power-Supply Rejection

The circuit shown in Figure 57 is used to measure the CMRR. The signal from the network analyzer is applied common-mode to the input. Figure 58 is used to measure the PSRR of  $V_{S+}$  and  $V_{S-}$ . The power supply under test is applied to the network analyzer dc offset input. For both CMRR and PSRR, the output is probed using a Tektronix high-impedance differential probe across the 953- $\Omega$  resistor and referred to the amplifier output by adding back the 0.42-dB as a result of the voltage divider on the output. For these tests, the resistors are matched for best results.




Figure 57. CMRR Test Circuit




Figure 58. PSRR Test Circuit



### 8.3.5 V<sub>OCM</sub> Input

The circuit illustrated in Figure 59 is used to measure the frequency response and skew rate of the  $V_{\text{OCM}}$  input. Frequency response is measured using a Tektronix high-impedance differential probe, with  $R_{\text{CM}}=0~\Omega$  at the common point of  $V_{\text{OUT-}}$ , formed at the summing junction of the two matched 499- $\Omega$  resistors, with respect to ground. The input impedance is measured using a Tektronix high-impedance differential probe at the  $V_{\text{OCM}}$  input with  $R_{\text{CM}}=10~\text{k}\Omega$  and the drop across the 10-k $\Omega$  resistor is used to calculate the impedance seen looking into the amplifier  $V_{\text{OCM}}$  input.

The circuit shown in Figure 60 measures the transient response and slew rate of the  $V_{OCM}$  input. A 1-V step input is applied to the  $V_{OCM}$  input and the output is measured using a 50- $\Omega$  oscilloscope input referenced back to the amplifier output.




Figure 59. V<sub>OCM</sub> Input Test Circuit




Figure 60. V<sub>OCM</sub> Transient Response and Slew Rate Test Circuit



#### 8.3.6 Typical Performance Variation With Supply Voltage

The THS4521, THS4522, and THS4524 family of devices provide excellent performance across the specified power-supply range of 2.5 V to 5.5 V with only minor variations. The input and output voltage compliance ranges track with the power supply in nearly a 1:1 correlation. Other changes can be observed in slew rate, output current drive, open-loop gain, bandwidth, and distortion. Table 6 shows the typical variation to be expected in these key performance parameters.

### 8.3.7 Single-Supply Operation

To facilitate testing with common lab equipment, the THS4521EVM allows for split-supply operation; most of the characterization data presented in this data sheet is measured using split-supply power inputs. The device can easily be used with a single-supply power input without degrading performance.

Figure 61 shows a dc-coupled single-supply circuit with single-ended inputs. This circuit can also be applied to differential input sources.




Figure 61. THS4521 DC-Coupled Single-Supply With Single-Ended Inputs

The input common-mode voltage range of the THS4521, THS4522, and THS4524 family is designed to include the negative supply voltage. in the circuit shown in Figure 61, the signal source is referenced to ground.  $V_{OCM}$  is set by an external control source or, if left unconnected, the internal circuit defaults to midsupply. Together with the input impedance of the amplifier circuit,  $R_{IT}$  provides input termination, which is also referenced to ground.

Note that  $R_{\text{IT}}$  and optional matching components are added to the alternate input to balance the impedance at signal input.

Table 6. Typical Performance Variation Versus Power-Supply Voltage

PARAMETER		V <sub>S</sub> = 5 V	V <sub>S</sub> = 3.3 V	V <sub>S</sub> = 2.5 V
-3-dB Small-signal bandwidth		145 MHz	135 MHz	125 MHz
Slew rate (2-V step)		490 V/μs	420 V/μs	210 V/µs
II	Second harmonic	-85 dBc	-85 dBc	-84 dBc
Harmonic distortion at 1 MHz, 2 $V_{PP}$ , $R_L = 1 k\Omega$	Third harmonic	-91 dBc	-90 dBc	–88 dBc
Open-loop gain (dc)		119 dB	116 dB	115 dB
Linear output current drive		55 mA	35 mA	24 mA

Product Folder Links: THS4521 THS4522 THS4524



### 8.3.8 Low-Power Applications and the Effects of Resistor Values on Bandwidth

For low-power operation, it may be necessary to increase the gain setting resistors values to limit current consumption and not load the source. Using larger value resistors lowers the bandwidth of the THS4521, THS4522, and THS4524 family as a result of the interactions between the resistors, the device parasitic capacitance, and printed circuit board (PCB) parasitic capacitance. Figure 62 shows the small-signal frequency response with 1-k $\Omega$  and 10-k $\Omega$  resistors for R<sub>F</sub>, R<sub>G</sub>, and R<sub>L</sub> (impedance is assumed to typically increase for all three resistors in low-power applications).




Figure 62. THS4521 Frequency Response With Various Gain Setting and Load Resistor Values

### 8.3.9 Frequency Response Variation due to Package Options

Users can see variations in the small-signal ( $V_{OUT} = 100 \text{ mV}_{PP}$ ) frequency response between the available package options for the THS4521, THS4522, and THS4524 family as a result of parasitic elements associated with each package and board layout changes. Figure 63 shows the variance measured in the lab; this variance is to be expected even when using a good layout.




Figure 63. Small-Signal Frequency Response: Package Variations

Submit Documentation Feedback

 $R_0 = 150 \Omega$ 

 $C_L = 4.7 pF$ 

each output


1000

100



### 8.3.10 Driving Capacitive Loads

The THS4521, THS4522, and THS4524 family is designed for a nominal capacitive load of 1 pF on each output to ground. When driving capacitive loads greater than 1 pF, it is recommended to use small resistors (R<sub>O</sub>) in series with the output, placed as close to the device as possible. Without R<sub>O</sub>, capacitance on the output interacts with the output impedance of the amplifier and causes phase shift in the loop gain of the amplifier that reduces the phase margin. This reduction in phase margin results in frequency response peaking; overshoot, undershoot, and/or ringing when a step or square-wave signal is applied; and may lead to instability or oscillation. Inserting R<sub>O</sub> isolates the phase shift from the loop gain path and restores the phase margin, but it also limits bandwidth. Figure 64 shows the recommended values of  $R_0$  versus capacitive loads  $(C_1)$ , and Figure 65 shows an illustration of the frequency response with various values.



#### 8.3.11 Audio Performance

The THS4521, THS4522, and THS4524 family provide excellent audio performance with very low quiescent power. To show performance in the audio band, the device was tested with a SYS-2722 audio analyzer from Audio Precision. THD+N and FFT tests were performed at 1-V<sub>RMS</sub> output voltage. Performance is the same on both 3.3-V and 5-V supplies. Figure 66 shows the test circuit used; see Figure 67 and Figure 68 for the performance of the analyzer using internal loopback mode (generator) together with the THS4521.





Figure 66. THS4521 AP Analyzer Test Circuit



Note that the harmonic distortion performance is very close to the same with and without the device meaning the THS4521 performance is actually much better than can be directly measured by this method. The actual device performance can be estimated by placing the device in a large noise gain and using the reduction in loop gain correction. The THS4521 is placed in a noise gain of 101 by adding a 10- $\Omega$  resistor directly across the input terminals of the circuit shown in Figure 66. This test was performed using the AP instrument as both the signal source and the analyzer. The second-order harmonic distortion at 1 kHz is estimated to be -122 dBc with  $V_{\rm O} = 1 V_{\rm RMS}$ ; third-order harmonic distortion is estimated to be -141 dBc. The third-order harmonic distortion result matches exactly with design simulations, but the second-order harmonic distortion is about 10 dB worse. This result is not unexpected because second-order harmonic distortion performance with a differential signal depends heavily on cancellation as a result of the differential nature of the signal, which depends on board layout, bypass capacitors, external cabling, and so forth. Note that the circuit of Figure 66 is also used to measure crosstalk between channels.

The THS4521 shows even better THD+N performance when driving higher amplitude output, such as 5  $V_{PP}$  that is more typical when driving an ADC. To show performance with an extended frequency range, higher gain, and higher amplitude, the device was tested with 5  $V_{PP}$  up to 80 kHz with the AP. Figure 69 shows the resulting THD+N graph with no weighting.



Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated


Figure 69. Thd+N (No Weighting) on Ap. 80-kHz Bandwidth at G = 1 With 5-V<sub>PP</sub> Output




### 8.3.12 Audio On/Off Pop Performance

The THS4521 was tested to show on and off pop performance by connecting a speaker between the differential outputs and switching the power supply on and off, and also by using the PD function of the THS4521. Testing was done with and without tones. During these tests, no audible pop could be heard.


With no tone input, Figure 70 shows the pop performance when switching power on to the THS4521 and Figure 71 shows the device performance when turning the power off. The transients during power on and off illustrate that no audible pop should be heard






using the  $\overline{\text{PD}}$  pin to enable the THS4521, an

With no tone input, Figure 72 shows the pop performance using the  $\overline{PD}$  pin to enable the THS4521, and Figure 73 shows performance using the  $\overline{PD}$  pin to disable the device. Again, the transients during power on and off show that no audible pop should be heard. It should also be noted that the turn on/off times are faster using the  $\overline{PD}$  pin technique.





The power on/off pop performance of the THS4521, whether by switching the power supply or when using the power-down function built into the chip, shows that no special design should be required to prevent an audible pop.

Copyright © 2008–2015, Texas Instruments Incorporated



#### 8.4 Device Functional Modes

This wideband FDA requires external resistors for correct signal-path operation. When configured for the <u>desired</u> input impedance and gain setting with these external resistors, the am<u>plifier</u> can be either *on* with the  $\overline{PD}$  pin asserted to a voltage greater than  $V_{S-} + 1.7 V$ , or turned *off* by asserting  $\overline{PD}$  low. Disabling the amplifier shuts off the quiescent current and stops correct amplifier operation. The signal path is still present for the source signal through the external resistors.

The  $V_{\rm OCM}$  control pin sets the output average voltage. Left open,  $V_{\rm OCM}$  defaults to an internal midsupply value. Driving this high-impedance input with a voltage reference within its valid range sets a target for the internal  $V_{\rm CM}$  error amplifier.

#### 8.4.1 Operation from Single-Ended Sources to Differential Outputs

One of the most useful features supported by the FDA device is an easy conversion from a single-ended input to a differential output centered on a user-controlled, common-mode level. While the output side is relatively straightforward, the device input pins move in a common-mode sense with the input signal. This common-mode voltage at the input pins moving with the input signal acts to increase the apparent input impedance to be greater than the  $R_{\rm G}$  value. This input-active-impedance issue applies to both ac- and dc-coupled designs, and requires somewhat more complex solutions for the resistors to account for this active impedance, as shown in the following subsections.

#### 8.4.1.1 AC-Coupled Signal Path Considerations for Single-Ended Input to Differential Output Conversion

When the signal path can be ac-coupled, the dc biasing for the THS452x family becomes a relatively simple task. In all designs, start by defining the output common-mode voltage. The ac-coupling issue can be separated for the input and output sides of an FDA design. The input can be ac-coupled and the output dc-coupled, or they can both be ac-coupled.

One situation where the output might be dc-coupled (for an ac-coupled input), is when driving directly into an ADC where the  $V_{\text{OCM}}$  control voltage uses the ADC common-mode reference to directly bias the FDA output common-mode to the required ADC input common-mode. In any case, the design starts by setting the desired  $V_{\text{OCM}}$ .

When an ac-coupled path follows the output pins, the best linearity is achieved by operating  $V_{\text{OCM}}$  at midsupply. The  $V_{\text{OCM}}$  voltage must be within the linear range for the common-mode loop, as specified in the headroom specifications (approximately 0.91 V greater than the negative supply and 1.1 V less than the positive supply). If the output path is also ac-coupled, simply letting the  $V_{\text{OCM}}$  control pin float is usually preferred in order to get a midsupply default  $V_{\text{OCM}}$  bias with minimal elements. To limit noise, place a 0.1- $\mu$ F decoupling capacitor on the  $V_{\text{OCM}}$  pin to ground.

After  $V_{\text{OCM}}$  is defined, check the target output voltage swing to ensure that the  $V_{\text{OCM}}$  plus the positive or negative output swing on each side do not clip into the supplies. If the desired output differential swing is defined as  $V_{\text{OPP}}$ , divide by 4 to obtain the  $\pm V_{\text{P}}$  swing around  $V_{\text{OCM}}$  at each of the two output pins (each pin operates 180° out of phase with the other). Check that  $V_{\text{OCM}}$   $\pm V_{\text{P}}$  does not exceed the absolute supply rails for this rail-to-rail output (RRO) device.

Going to the device input pins side, because both the source and balancing resistor on the non-signal input side are dc-blocked (see Figure 74), no common-mode current flows from the output common-mode voltage, thus setting the input common-mode equal to the output common-mode voltage.

This input headroom also sets a limit for higher  $V_{\text{OCM}}$  voltages. Because the input  $V_{\text{ICM}}$  is the output  $V_{\text{OCM}}$  for accoupled sources, the 1.2-V minimum headroom for the input pins to the positive supply overrides the 1.1-V headroom limit for the output  $V_{\text{OCM}}$ . Also, the input signal moves this input  $V_{\text{ICM}}$  around the dc bias point, as described in the section *Resistor Design Equations for the Single-Ended to Differential Configuration of the FDA*.

4 Submit Documentation Feedback



### **Device Functional Modes (continued)**




Figure 74. AC-coupled, Single-ended Source to a Differential Gain of 2 V/V Test Circuit

#### 8.4.1.2 DC-Coupled Input Signal Path Considerations for Single-Ended to Differential Conversion

The output considerations remain the same as for the ac-coupled design. Again, the input can be dc-coupled while the output is ac-coupled. A dc-coupled input with an ac-coupled output might have some advantages to move the input  $V_{\rm ICM}$  down if the source is ground referenced. When the source is dc-coupled into the THS452x family (see Figure 75 ), both sides of the input circuit must be dc-coupled to retain differential balance. Normally, the non-signal input side has an  $R_{\rm G}$  element biased to whatever the source midrange is expected to be. Providing this midscale reference gives a balanced differential swing around  $V_{\rm OCM}$  at the outputs.

Often,  $R_{\rm G2}$  is simply grounded for dc-coupled, bipolar-input applications. This configuration gives a balanced differential output if the source is swinging around ground. If the source swings from ground to some positive voltage, grounding  $R_{\rm G2}$  gives a unipolar output differential swing from both outputs at  $V_{\rm OCM}$  (when the input is at ground) to one polarity of swing. Biasing  $R_{\rm G2}$  to an expected midpoint for the input signal creates a differential output swing around  $V_{\rm OCM}$ .

One significant consideration for a dc-coupled input is that  $V_{\text{OCM}}$  sets up a common-mode bias current from the output back through  $R_{\text{F}}$  and  $R_{\text{G}}$  to the source on both sides of the feedback. Without input balancing networks, the source must sink or source this dc current. After the input signal range and biasing on the other  $R_{\text{G}}$  element is set, check that the voltage divider from  $V_{\text{OCM}}$  to  $V_{\text{IN}}$  through  $R_{\text{F}}$  and  $R_{\text{G}}$  (and possibly  $R_{\text{S}}$ ) establishes an input  $V_{\text{ICM}}$  at the device input pins that is in range.

If the average source is at ground, the negative rail input stage for the THS452x family is in range for applications using a single positive supply and a positive output  $V_{OCM}$  setting because this dc current lifts the average FDA input summing junctions up off of ground to a positive voltage (the average of the V+ and V- input pin voltages on the FDA).




Figure 75. DC-Coupled, Single-Ended-to-Differential, Set for a Gain of 5 V/V



### **Device Functional Modes (continued)**

#### 8.4.1.3 Resistor Design Equations for the Single-Ended to Differential Configuration of the FDA

The design equations for setting the resistors around an FDA to convert from a single-ended input signal to differential output can be approached from several directions. Here, several critical assumptions are made to simplify the results:

- The feedback resistors are selected first and set equal on the two sides.
- The dc and ac impedances from the summing junctions back to the signal source and ground (or a bias voltage on the non-signal input side) are set equal to retain feedback divider balance on each side of the FDA.

Both of these assumptions are typical for delivering the best dynamic range through the FDA signal path.

After the feedback resistor values are chosen, the aim is to solve for the  $R_T$  (a termination resistor to ground on the signal input side),  $R_{G1}$  (the input gain resistor for the signal path), and  $R_{G2}$  (the matching gain resistor on the nonsignal input side); see Figure 74 and Figure 75. The same resistor solutions can be applied to either ac- or dc-coupled paths. Adding blocking capacitors in the input-signal chain is a simple option. Adding these blocking capacitors after the  $R_T$  element (as shown in Figure 74) has the advantage of removing any dc currents in the feedback path from the output  $V_{OCM}$  to ground.

Earlier approaches to the solutions for  $R_T$  and  $R_{G1}$  (when the input must be matched to a source impedance,  $R_S$ ) follow an iterative approach. This complexity arises from the active input impedance at the  $R_{G1}$  input. When the FDA is used to convert a single-ended signal to differential, the common-mode input voltage at the FDA inputs must move with the input signal to generate the inverted output signal as a current in the  $R_{G2}$  element. A more recent solution is shown as Equation 1, where a quadratic in  $R_T$  can be solved for an exact value. This quadratic emerges from the simultaneous solution for a matched input impedance and target gain. The only inputs required are:

- 1. The selected R<sub>F</sub> value.
- 2. The target voltage gain  $(A_v)$  from the input of  $R_T$  to the differential output voltage.
- 3. The desired input impedance at the junction of  $R_T$  and  $R_{G1}$  to match  $R_S$ .

Solving this quadratic for R<sub>T</sub> starts the solution sequence, as shown in Equation 1:

$$R_{T}^{2} - R_{T} \frac{2R_{S}(2R_{F} + \frac{R_{S}}{2}A_{V}^{2})}{2R_{F}(2 + A_{V}) - R_{S}A_{V}(4 + A_{V})} - \frac{2R_{F}R_{S}^{2}A_{V}}{2R_{F}(2 + A_{V}) - R_{S}A_{V}(4 + A_{V})} = 0$$
(1)

Being a quadratic, there are limits to the range of solutions. Specifically, after  $R_F$  and  $R_S$  are chosen, there is physically a maximum gain beyond which Equation 1 starts to solve for negative  $R_T$  values (if input matching is a requirement). With  $R_F$  selected, use Equation 2 to verify that the maximum gain is greater than the desired gain.

$$A_{V(MAX)} = \left(\frac{R_F}{R_S} - 2\right) \times \left[1 + \sqrt{1 + \frac{4\frac{R_F}{R_S}}{\left(\frac{R_F}{R_S} - 2\right)^2}}\right]$$
(2)

If the achievable  $A_{V(MAX)}$  is less than desired, increase the  $R_F$  value. After  $R_T$  is derived from Equation 1, the  $R_{G1}$  element is given by Equation 3:

$$R_{G1} = \frac{2\frac{R_F}{A_V} - R_S}{1 + \frac{R_S}{R_T}}$$
(3)



# **Device Functional Modes (continued)**

Then, the simplest approach is to use a single  $R_{G2} = R_T \parallel R_S + R_{G1}$  on the non-signal input side. Often, this approach is shown as the separate  $R_{G1}$  and  $R_S$  elements. Using these separate elements provides a better divider match on the two feedback paths, but a single  $R_{G2}$  is often acceptable. A direct solution for  $R_{G2}$  is given as Equation 4:

$$R_{G2} = \frac{2\frac{R_F}{A_V}}{1 + \frac{R_S}{R_T}}$$
 (4)

This design proceeds from a target input impedance matched to  $R_{\rm S}$ , signal gain  $A_{\rm v}$  from the matched input to the differential output voltage, and a selected  $R_{\rm F}$  value. The nominal  $R_{\rm F}$  value chosen for the THS452x family characterization is 402  $\Omega$ . As discussed previously, going lower improves noise and phase margin, but reduces the total output load impedance possibly degrading harmonic distortion. Going higher increases the output noise, and might reduce the loop-phase margin because of the feedback pole to the input capacitance, but reduces the total loading on the outputs.

Using Equation 2 to Equation 4 to sweep the target gain from 1 to  $A_{V(MAX)}$  < 14.3 V/V gives Table 7, which shows exact values for  $R_T$ ,  $R_{G1}$ , and  $R_{G2}$ , where a 50- $\Omega$  source must be matched while setting the two feedback resistors to 402  $\Omega$ . One possible solution for 1% standard values is shown, and the resulting actual input impedance and gain with % errors to the targets are also shown in Table 7.

Table 7. Rf = 1 k $\Omega$ , Matched Input to 50  $\Omega$ , Gain from 1 V to 10 V/V Single to Differential<sup>(1)</sup>

			,	•	•			9		
Av	Rt, EXACT (Ω)	Rt 1%	Rg1, EXACT (Ω)	Rg1 1%	Rg2, EXACT (Ω)	Rg2 1%	ACTUAL Z <sub>IN</sub>	%ERR TO Rs	ACTUAL GAIN	%ERR TO Av
1	51.95	52.3	996.92	1000	1022.48	1020	50.32	0.64%	0.997	-0.30%
2	53.59	53.6	491.51	487	517.37	523	49.95	-0.10%	2.018	0.88%
3	55.21	54.9	322.74	324	348.90	348	49.70	-0.60%	2.989	-0.36%
4	56.88	56.2	238.14	237	264.60	267	49.37	-1.25%	4.017	0.43%
5	58.63	59	189.45	191	216.51	215	50.23	0.47%	4.964	-0.71%
6	60.47	60.4	155.01	154	182.37	182	49.82	-0.37%	6.033	0.56%
7	62.42	61.9	130.39	130	158.05	158	49.51	-0.98%	7.017	0.25%
8	64.49	64.9	112.97	113	141.21	140	50.12	0.23%	7.998	-0.02%
9	66.70	66.5	98.31	97.6	126.85	127	49.69	-0.62%	9.050	0.56%
10	69.06	69.8	87.40	86.6	116.53	118	50.29	0.57%	10.069	0.69%

<sup>(1)</sup>  $R_F = 1 k\Omega$ ,  $R_S = 50 \Omega$ .

These equations and design flow apply to any FDA. Using the feedback resistor value as a starting point is particularly useful for current-feedback-based FDAs such as the LMH6554, where the value of these feedback resistors determines the frequency response flatness. Similar tables can be built using the equations provided here for other source impedances, R<sub>F</sub> values, and gain ranges.

The TINA model correctly shows this actively-set input impedance in the single-ended to differential configuration, and is a good tool to validate the gains, input impedances, response shapes, and noise issues.



# 8.4.1.4 Input Impedance for the Single-Ended to Differential FDA Configuration

The designs so far have included a source impedance,  $R_S$ , that must be matched by  $R_T$  and  $R_{G1}$ . The total impedance at the junction of  $R_T$  and  $R_{G1}$  for the circuit of Figure 75 is the parallel combination of  $R_T$  to ground, and the ZA (active impedance) presented by  $R_{G1}$ . The expression for ZA, assuming  $R_{G2}$  is set to obtain the differential divider balance, is given by Equation 5:

$$ZA = R_{G1} \frac{\left(1 + \frac{R_{G1}}{R_{G2}}\right) \left(1 + \frac{R_F}{R_{G1}}\right)}{2 + \frac{R_F}{R_{G2}}}$$
(5)

For designs that do not need impedance matching, for instance where the input is driven from the low-impedance output of another amplifier,  $R_{G1} = R_{G2}$  is the single-to-differential design used without an  $R_T$  to ground. Setting  $R_{G1} = R_{G2} = R_G$  in Equation 5 produces Equation 6, which is the input impedance of a simple-input FDA driven from a low-impedance, single-ended source.

$$ZA = 2R_G \frac{\left(1 + \frac{R_F}{R_G}\right)}{2 + \frac{R_F}{R_G}}$$
(6)

In this case, setting a target gain as  $R_F$  /  $R_G \equiv \alpha$ , and then setting the desired input impedance allows the  $R_G$  element to be resolved first. Then the  $R_F$  is set to get the target gain. For example, targeting an input impedance of 200  $\Omega$  with a gain of 4 V/V, Equation 7 calculates the  $R_G$  value. Multiplying this required  $R_G$  value by a gain of 4 gives the  $R_F$  value and the design of Figure 76.

$$R_{G} = ZA \frac{2 + \alpha}{2(1 + \alpha)} \tag{7}$$




Figure 76. 200- $\Omega$  Input Impedance, Single-Ended to Differential DC-Coupled Design With Gain of 4 V/V

After being designed, this circuit can also be ac-coupled by adding blocking caps in series with the two  $120-\Omega$  R<sub>G</sub> resistors. This active input impedance has the advantage of increasing the apparent load to the prior stage using lower resistors values, leading to lower output noise for a given gain target.



#### 8.4.2 Differential-Input to Differential-Output Operation

In many ways, this method is a much simpler way to operate the FDA from a design-equations perspective. Again, assuming the two sides of the circuit are balanced with equal  $R_{\text{F}}$  and  $R_{\text{G}}$  elements, the differential input impedance is now just the sum of the two  $R_{\text{G}}$  elements to a differential inverting summing junction. In these designs, the input common-mode voltage at the summing junctions does not move with the signal, but must be dc biased in the allowable range for the input pins with consideration given to the voltage headroom required from each supply. Slightly different considerations apply to ac- or dc-coupled, differential-in to differential-out designs, as described in the following sections.

# 8.4.2.1 AC-Coupled, Differential-Input to Differential-Output Design Issues

There are two typical ways to use the THS452x family with an ac-coupled differential source. In the first method, the source is differential and can be coupled in through two blocking capacitors. The second method uses either a single-ended or a differential source and couples in through a transformer (or balun). Figure 77 shows a typical blocking capacitor approach to a differential input. An optional differential-input termination resistor ( $R_M$ ) is included in this design. This  $R_M$  element allows the input  $R_G$  resistors to be scaled up while still delivering lower differential input impedance to the source. In this example, the  $R_G$  elements sum to show a 500- $\Omega$  differential impedance, while the  $R_M$  element combines in parallel to give a net 100- $\Omega$ , ac-coupled, differential impedance to the source. Again, the design proceeds ideally by selecting the  $R_F$  element values, then the  $R_G$  to set the differential gain, then an  $R_M$  element (if needed) to achieve the target input impedance. Alternatively, the  $R_M$  element can be eliminated, the  $R_G$  elements set to the desired input impedance, and  $R_F$  set to the get the differential gain ( $R_F/R_G$ ).




Figure 77. Example Down-Converting Mixer Delivering an AC-Coupled Differential Signal to the THS452x

The dc biasing here is very simple. The output  $V_{\text{OCM}}$  is set by the input control voltage; and because there is no dc-current path for the output common-mode voltage, that dc bias also sets the input pins common-mode operating points.

(9)



# 8.5 Programming

### 8.5.1 Input Common-Mode Voltage Range

The input common-mode voltage of a fully-differential amplifier is the voltage at the + and - input pins of the device.

It is important to not violate the input common-mode voltage range ( $V_{ICR}$ ) of the amplifier. Assuming the amplifier is in linear operation, the voltage across the input pins is only a few millivolts at most. Therefore, finding the voltage at one input pin determines the input common-mode voltage of the amplifier.

Treating the negative input as a summing node, the voltage is given by Equation 8:

$$\left(V_{OUT_{+}} \times \frac{R_{G}}{R_{G} + R_{F}}\right) + \left(V_{IN_{-}} \times \frac{R_{F}}{R_{G} + R_{F}}\right)$$
(8)

To determine the  $V_{ICR}$  of the amplifier, the voltage at the negative input is evaluated at the extremes of  $V_{OUT_+}$ . As the gain of the amplifier increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

# 8.5.1.1 Setting the Output Common-Mode Voltage

The output common-model voltage is set by the voltage at the  $V_{\rm OCM}$  pin. The internal common-mode control circuit maintains the output common-mode voltage within 5-mV offset (typ) from the set voltage. If left unconnected, the common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source.

Figure 78 represents the  $V_{OCM}$  input. The internal  $V_{OCM}$  circuit has typically 23 MHz of -3 dB bandwidth, which is required for best performance, but it is intended to be a dc bias input pin. A 0.22- $\mu$ F bypass capacitor is recommended on this pin to reduce noise. The external current required to overdrive the internal resistor divider is given approximately by the formula in Equation 9:

$$I_{EXT} = \frac{2V_{OCM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$

where:

V<sub>OCM</sub> is the voltage applied to the V<sub>OCM</sub> pin




Figure 78. V<sub>OCM</sub> Input Circuit

40



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The following circuits show application information for the THS4521, THS4522, and THS4524 family. For simplicity, power-supply decoupling capacitors are not shown in these diagrams; see *Layout Guidelines* for suggested guidelines. For more details on the use and operation of fully differential amplifiers, refer to the Application Report *Fully-Differential Amplifiers* (SLOA054), available for download from the TI web site at www.ti.com.

#### 9.2 Typical Applications

#### 9.2.1 Audio ADC Driver Performance: THS4521 and PCM4204 Combined Performance

To show achievable performance with a high-performance audio ADC, the THS4521 is tested as the drive amplifier for the PCM4204. The PCM4204 is a high-performance, four-channel ADC designed for professional and broadcast audio applications. The PCM4204 architecture uses a 1-bit delta-sigma ( $\Delta\Sigma$ ) modulator per channel that incorporates an advanced dither scheme for improved dynamic performance, and supports PCM output data. The PCM4204 provides a flexible serial port interface and many other advanced features. Refer to the PCM4204 product data sheet for more information.

The PCM4204EVM can test the audio performance of the THS4521 as a drive amplifier. The standard PCM4204EVM is provided with four OPA1632 fully-differential amplifiers, which use the same device pinout as the THS4521. For testing, one of these amplifiers is replaced with a THS4521 device in same package (MSOP), and the power supply changes to a single-supply +5V. Figure 79 shows the modifications made to the circuit. Note the resistor connecting the  $V_{\rm OCM}$  input of the THS4521 to the input common-mode drive from the PCM4204 is shown removed and is optional; no performance change was noted with it connected or removed. The THS4521 is operated with a +5-V single-supply so the output common-mode defaults to +2.5 V as required at the input of the PCM4204. The EVM power connections were modified by connecting positive supply inputs, +15 V, +5 VA and +5 VD, to a +5-V external power supply (EXT +3.3 was not used) and connecting -15 V and all ground inputs to ground on the external power supply. Note only one external +5-V supply was needed to power all devices on the EVM.

A SYS-2722 Audio Analyzer from Audio Precision (AP) provides an analog audio input to the EVM; the PCM-formatted digital output is read by the digital input on the AP.

Data were taken using a 256- $f_S$  system clock to achieve  $f_S$  = 48-kHz measurements, and audio output uses PCM format. Other data rates and formats are expected to show similar performance in line with that shown in the product data sheet.

Figure 82 shows the THD+N vs Frequency response with no weighting; Figure 83 shows an FFT of the output with 1-kHz input tone. Input signals to the PCM4204 for these tests is 0.5 dBFS. Dynamic range is also tested at -60 dBFS,  $f_{\text{IN}} = 1$  kHz, and A-weighted. Table 8 summarizes testing results using the THS4521 together with the PCM4204 versus typical data sheet performance measurements, and show that it make an excellent drive amplifier for this ADC.

Product Folder Links: THS4521 THS4522 THS4524



# **Typical Applications (continued)**

The test circuit shown in Figure 79 has a gain = 0.27 and attenuates the input signal. For applications that require higher gain, the circuit was modified to gains of G = 1, G = 2, and G = 5 by replacing the feedback resistors (R33 and R34) and re-tested to show performance.




Figure 79. THS4521 and PCM4204 Test Circuit



# **Typical Applications (continued)**

Figure 84 shows the THS4521 and PCM4204 THD+N versus frequency with no weighting at higher gains.

# 9.2.1.1 Design Requirements

Table 8. 1-kHz AC Analysis: Test Circuit Versus PCM4204 Data Sheet Typical Specifications  $(F_S = 48 \text{ kSPS})$ 

Configuration	Tone	THD+N	Dynamic Range
THS4521 and PCM4204	1 kHz	-106 dBc	117 dB
PCM4204 Data sheet (typ)	1 kHz	-105 dBc	118 dB

# 9.2.1.2 Detailed Design Procedure

Table 9. THS4521EVM Parts List

ITEM	DESCRIPTION	SMD SIZE	REFERENCE DESIGNATOR	QTY	MANUFACTURER PART NUMBER
1	Capacitor, 10.0 µF, ceramic, X5R, 6.3 V	0805	C7, C8, C9, C10	4	(AVX) 08056D106KAT2A
2	Capacitor, 0.1 µF, ceramic, X7R, 16 V	0603	C3, C5, C11, C12	4	(AVX) 0603YC104KAT2A
3	Capacitor, 0.22 µF, ceramic, X7R, 10 V	0603	C1, C4, C6	3	(AVX) 0603ZC224KAT2A
4	Open	0603	C2, C13, C14, C15, C16	5	
5	Open	0603	R1, R2, R3, R7, R8, R9, R18, R19, R21, R22, R23, R26	12	
6	Resistor, 0 $\Omega$	0603	R24, R25	2	(ROHM) MCR03EZPJ000
7	Resistor, 49.9 Ω, 1/10W, 1%	0603	R6	1	(ROHM) MCR03EZPFX49R9
8	Resistor, 52.3 Ω, 1/10W, 1%	0603	R10, R11, R20	3	(ROHM) MCR03EZPFX52R3
9	Resistor, 487 Ω, 1/10W, 1%	0603	R16, R17	2	(ROHM) MCR03EZPFX4870
10	Resistor, 1k Ω, 1/10W, 1%	0603	R12, R13, R14, R15	4	(ROHM) MCR03EZPFX1001
11	Resistor, 0 Ω	0805	R4, R5	2	(ROHM) MCR10EZPJ000
12	Open		T1	1	
13	Transformer, RF		T2	1	(MINI-CIRCUITS) ADT1-1WT
14	Jack, Banana receptance, 0.25-in dia. hole		J4, J5, J8	3	(SPC) 813
15	Open		J1, J3, J6, J7, J10, J11	6	
16	Connector, edge, SMA PCB jack		J2, J9	2	(JOHNSON) 142-0701-801
17	Header, 0.1 in CTRS, 0.025-in sq. pins	2 POS.	JP1	1	(SULLINS) PBC36SAAN
18	Shunts		JP1	1	(SULLINS) SSC02SYAN
19	Test point, Red		TP1	1	(KEYSTONE) 5000
20	Test point, Black		TP2, TP3	2	(KEYSTONE) 5001
21	IC, THS4521		U1	1	(TI) THS4521D
22	Standoff, 4-40 hex, 0.625 in length			4	(KEYSTONE) 1808
23	Screw, Phillips, 4-40, .250 in			4	SHR-0440-016-SN
24	Board, printed circuit			1	(TI) EDGE# 6494532

Product Folder Links: THS4521 THS4522 THS4524






Figure 80. THS4521EVM: Schematic



#### 9.2.1.2.1 Audio ADC Driver Performance: THS4521 and PCM3168 Combined Performance

The THS4521 is also tested as the drive amplifier for the PCM3168A ADC input. The PCM3168A is a high-performance, single-chip, 24-bit, 6-in/8-out, audio coder/decoder (codec) with single-ended and differential selectable analog inputs and differential outputs. The six-channel, 24-bit ADC employs a  $\Delta\Sigma$  modulator and supports 8-kHz to 96-kHz sampling rates and a 16-bit/24-bit width digital audio output word on the audio interface. The eight-channel, 24-bit digital-to-analog converter (DAC) employs a  $\Delta\Sigma$  modulator and supports 8-kHz to 192-kHz sampling rates and a 16-bit/24-bit width digital audio input word on the audio interface. Each audio interface supports  $I^2S^{TM}$ , left-/right-justified, and DSP formats with 16-bit/24-bit word width. In addition, the PCM3168A supports the time-division-multiplexed (TDM) format. The PCM3168A provides flexible serial port interface and many other advanced features. Refer to the PCM3168A product data sheet for more information.

The PCM3168A EVM is used to test the audio performance of the THS4521 as a drive amplifier. The standard PCM3168A EVM is provided with OPA2134 operational amplifiers that are used to convert single-ended inputs to differential to drive the ADC. For testing, the operational amplifier output series resistors are removed from one of the channels and a THS4521, mounted on its standard EVM, is connected to the ADC inputs via short coaxial cables. The THS4521 EVM is configured for both differential inputs as shown in Figure 91 and for single-ended input as shown in Figure 92 with 1-k $\Omega$  resistors for R<sub>F</sub> and R<sub>G</sub>, and 24.9- $\Omega$  resistors in series with each output to isolate the outputs from the reactive load of the coaxial cables. To limit the noise from the external EVM and cables, a 2.7-nF capacitor is placed differentially across the PCM3168A inputs. The THS4521 is operated with a single-supply +5-V supply so the output common-mode of the THS4521 defaults to +2.5 V as required at the input of the PCM3168A. The PCM3168A EVM is configured and operated as described in the *PCM3168AEVM User's Guide*. The ADC was tested with an external THS4521 EVM with both single-ended input and differential inputs. In both configurations, the results are the same. Figure 81 shows the THD+N versus frequency and Table 10 compares the result to the PCM3168 data sheet typical specification at 1 kHz. Both graphs show that it makes an excellent drive amplifier for this ADC. **Note:** a 2700 series Audio Analyzer from Audio Precision is used to generate the input signals to the THS4521 and to analyze the digital data from the PCM3168.




Figure 81. THS4521 and PCM3168: Thd+N Versus Frequency With No Weighting

Table 10. 1-kHz AC Analysis: Test Circuit vs PCM3168 Data Sheet Typical Specifications (F<sub>S</sub> = 48 kSPS)


Configuration	Tone	THD+N
THS4521 and PCM3168	1 kHz	−92.6 dBc
PCM3168A Data sheet (typ)	1 kHz	-93 dBc

Product Folder Links: THS4521 THS4522 THS4524

Submit Documentation Feedback



# 9.2.1.3 Application Curves





#### 9.2.2 ADC Driver Performance: THS4521 and ADS1278 Combined Performance

The THS4521 provides excellent performance when driving high-performance  $\Delta\Sigma$  and successive approximation register (SAR) ADCs in audio and industrial applications using a single 3-V to 5-V power supply. To show achievable performance, the THS4521 is tested as the drive amplifier for the ADS1278 24-bit ADC. The ADS1278 offers excellent ac and DC performance, with four selectable operating

modes from 10 kSPS to 128 kSPS to enable the user to fine-tune performance and power for specific application needs. The circuit shown in Figure 85 was used to test the performance. Data were taken using the High-Resolution mode (52 kSPS) of the ADS1278 with input frequencies at 1 kHz and 10 kHz and signal levels 1/2 dB below full-scale (-0.5 dBFS). FFT plots showing the spectral performance are given in Figure 87 and Figure 88; tabulated ac analysis results are shown in Table 11 and compared to the ADS1278 data sheet typical performance specifications.




Figure 85. THS4521 and ADS1278 (Ch 1) Test Circuit

## 9.2.2.1 Design Requirements

Table 11. AC Analysis

Configuration	Tone	Signal (dBFS)	SNR (dBc)	THD (dBc)	SINAD (dBc)	SFDR (dBc)
THS4521 and	1 kHz	-0.5	109	-108	105	114
ADS1278	10 kHz	-0.5	102	-110	101	110
ADS1278 Data sheet (typ)	1 kHz	-0.5	110	-108	_	109



## 9.2.2.2 Detailed Design Procedure

#### 9.2.2.2.1 ADC Driver Performance: THS4521 and ADS8321 Combined Performance

To demonstrate achievable performance, the THS4521 is tested as the drive amplifier for the ADS8321 16-bit SAR ADC. The ADS8321 offers excellent ac and dc performance, with ultra-low power and small size. The circuit shown in Figure 86 was used to test the performance.

Data were taken using the ADS8321 at 100 kSPS with input frequencies of 2 kHz and 10 kHz and signal levels that were -0.5 dBFS. FFT plots that illustrate the spectral performance are given in Figure 89 and Figure 90. Tabulated ac analysis results are listed in Table 12 and compared to the ADS8321 data sheet typical performance. Note the significant improvement in SFD using the THS4521 driver over just the ADC by itself.




Figure 86. THS4521 and ADS8321 Test Circuit


Table 12. AC Analysis

Configuration	Tone	Signal (dBFS)	SNR (dBc)	THD (dBc)	SINAD (dBc)	SFDR (dBc)
THS4521 and	2 kHz	-0.5	86.7	-97.8	86.4	100.7
ADS8321	10 kHz	-0.5	85.2	-98.1	85.2	102.2
ADS8321 Data sheet (typ)	10 kHz	-0.5	87	-86	84	86




# 9.2.2.3 Application Curves

The application curves below apply to the ADS14278 test.



The application curves below apply to the ADS8321 test.





## 9.2.3 Differential Input to Differential Output Amplifier

The THS4521, THS4522, and THS4524 family are fully-differential operational amplifiers that can be used to amplify differential input signals to differential output signals. Figure 91 shows a basic block diagram of the circuit ( $V_{OCM}$  and  $\overline{PD}$  inputs not shown). The gain of the circuit is set by  $R_E$  divided by  $R_G$ .




Figure 91. Differential Input to Differential Output Amplifier

# 9.2.4 Single-Ended Input to Differential Output Amplifier

The THS4521, THS4522, and THS4524 family can also amplify and convert single-ended input signals to differential output signals. Figure 92 illustrates a basic block diagram of the circuit ( $V_{OCM}$  and PD inputs not shown). The gain of the circuit is again set by  $R_F$  divided by  $R_G$ .




Figure 92. Single-Ended Input to Differential Output Amplifier



# 10 Power Supply Recommendations

The THS452x family is principally intended to operate with a nominal single-supply voltage of +3 V to +5 V. Supply-voltage tolerances are supported with the specified operating range of 2.5 V (10% low on a 3-V nominal supply) and 5.5 V (8% high on a 5-V nominal supply). Supply decoupling is required, as described in the *Application and Implementation*. Split (or bipolar) supplies can be used with the THS452x family, as long as the total value across the device remains less than 5.5 V (absolute maximum).

Using a negative supply to deliver a true swing to ground output in driving SAR ADCs may be desired. While the THS452x family quotes a rail-to-rail output, linear operation requires approximately a 200-mV headroom to the supply rails. One easy option for extending the linear output swing to ground is to provide the small negative supply voltage required using the LM7705 fixed –230-mV, negative-supply generator. This low-cost, fixed negative-supply generator accepts the 3- to 5-V positive supply input used by the THS452x and provides a –230-mV supply for the negative rail. Using the LM7705 provides an effective solution, as shown in the TI Designs TIDU187, Extending Rail-to-Rail Output Range for Fully Differential Amplifiers to Include True Zero Volts.

# 11 Layout

# 11.1 Layout Guidelines


Figure 80 shows the THS4521EVM schematic. PCB layers 1 through 4 are shown in Figure 93; Table 9 lists the bill of materials for the THS4521EVM as supplied from TI. It is recommended to follow the layout of the external components near to the amplifier, ground plane construction, and power routing as closely as possible. Follow these general guidelines:

- Signal routing should be direct and as short as possible into and out of the amplifier circuit.
- The feedback path should be short and direct.
- Ground or power planes should be removed from directly under the amplifier input and output pins.
- An output resistor is recommended in each output lead, placed as near to the output pins as possible.
- Two 0.1-µF power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- Two 10-μF power-supply decoupling capacitors should be placed within 1 inch of the device and can be shared among multiple analog devices.
- A 0.22-µF capacitor should be placed between the V<sub>OCM</sub> input pin and ground near to the pin. This capacitor limits noise coupled into the pin.
- The PD pin uses TTL logic levels; a bypass capacitor is not necessary if actively driven, but can be used for robustness in noisy environments whether driven or not.
- If input termination resistors R<sub>10</sub> and R<sub>11</sub> are used, a single point connection to ground on L2 is recommended.

Product Folder Links: THS4521 THS4522 THS4524



# 11.2 Layout Example



(c) Ground Layer

(d) Bottom Layer

Figure 93. THS4521EVM: Layer 1 to Layer 4 Images



# 12 Device and Documentation Support

## 12.1 Device Support

# 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Related Links

Table 13 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
THS4521	Click here	Click here	Click here	Click here	Click here
THS4522	Click here	Click here	Click here	Click here	Click here
THS4524	Click here	Click here	Click here	Click here	Click here

# 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

I<sup>2</sup>S is a trademark of NXP Semiconductor.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: THS4521 THS4522 THS4524





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THS4521ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TH4521	Samples
THS4521IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	4521	Samples
THS4521IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	4521	Samples
THS4521IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TH4521	Samples
THS4522IPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS4522	Samples
THS4522IPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS4522	Samples
THS4524IDBT	ACTIVE	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS4524	Samples
THS4524IDBTR	ACTIVE	TSSOP	DBT	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS4524	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THS4521, THS4524:

● Enhanced Product: THS4524-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4521IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4521IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4521IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4522IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
THS4524IDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

7111	annonsions are norminal							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	THS4521IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
	THS4521IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
	THS4521IDR	SOIC	D	8	2500	356.0	356.0	35.0
	THS4522IPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
	THS4524IDBTR	TSSOP	DBT	38	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# **TUBE**



## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS4521ID	D	SOIC	8	75	506.6	8	3940	4.32
THS4522IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
THS4524IDBT	DBT	TSSOP	38	50	530	10.2	3600	3.5





### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated