

BP-ADS7128 BoosterPack™ Plug-In Module

The ADS7128 BoosterPack[™] plug-in module (BP-ADS7128) allows users to evaluate the functionality of Texas Instruments' ADS7128 low power, eight-channel programmable successive approximation register (SAR) analog-to-digital converter(ADC). This user's guide describes both the hardware platform showcasing the ADS7128 device and the graphical user interface (GUI) software used to configure the various modes of operation of this device.

Contents

1	Introduction	3
2	BP-ADS7128EVM Overview	4
3	BP-ADS7128 EVM Initial Setup	6
4	Input Signal-Conditioning Block on the BP-ADS7128	24
5	Bill of Materials, Printed Circuit Board Layout, and Schematics	25

List of Figures

1	ADS7128EVM Block Diagram	3
2	BP-ADS7128 Top Level Overview	4
3	Browser Extension and TI Cloud Agent Installation	6
4	MSP432E401Y LaunchPad™ 5V-OTG Jumper	7
5	LaunchPad™ Debug Port	8
6	UNIFLASH Programming Set-Up	8
7	FLASH Programming LaunchPad [™]	9
8	Successful FLASH Program	9
9	BP-ADS7128 Stacked on the MSP432E401Y LaunchPad™	10
10	ADS7128 GUI Landing Page	11
11	ADS7128 Device Configuration Tab	12
12	Channel Configuration Page, Input Channel Tab	13
13	Channel Configuration Page, Output Channels Tab	14
14	Sampling Mode Configuration	15
15	Zero-Cross Detection Page	15
16	Averager and Statistics Page	16
17	ADS7128 RMS Page	17
18	ADS7128 Data Capture Tab	18
19	ADS7128 Register Map Page	19
20	Data Capture Conversion Results	20
21	Time Domain Channel Selection	21
22	Time Domain Display With Threshold and Hysteresis	21
23	Histogram Graph Display With Threshold and Hysteresis	22
24	Alarm Triggered	23
25	Digital I/O Page Display	24
26	BP_ADS7128 PCB Top Overlay	26
27	BP-ADS7128 Top Layer Copper and Silkscreen	27
28	BP-ADS7128 Bottom Layer Copper and Silkscreen	28

1



29 30	BP-ADS7128 Power Plane Layer ADS7128 BoosterPack™ Schematic Diagram	
	List of Tables	
1	Channel Connections	5
2	Bill of Materials	25
Trademark	(S	

BoosterPack, LaunchPad are trademarks of Texas Instruments. Chrome is a trademark of Google. Firefox is a trademark of Mozilla. All other trademarks are the property of their respective owners.

2



1 Introduction

The ADS7128 BoosterPack[™] is a fully-assembled evaluation platform designed to highlight the ADS7128 features and various modes of operations that make this device suitable for ultra-low-power, small-size sensor monitor applications.

The accompanying MSP432E401Y LaunchPad[™] development kit (MSP-EXP432E401Y) is used as a USB-to-PC GUI communication bridge. This kit also serves as an example implementation of a master microcontroller (MCU) to communicate with the ADS7128 through an I²C interface.

NOTE: The BP-ADS7128 requires an external master controller to evaluate the ADS7128.

The MSP-EXP432E401Y is controlled by commands received from the ADS7128 GUI, and returns data to the GUI for display and analysis. If the MSP-EXP432E401Y is not used, the BoosterPack[™] plug-in module format of the BP-ADS7128 board allows for an alternative external host to communicate with the ADS7128.

The BP-ADS7128 incorporates all required circuitry and components with the following features:

- ADS7128 low-power, ultra-small, eight-channel sensor monitor with I²C interface and alert output
- External power-supply connection available to provide 3.3 V to power the ADS7128 DVDD supply instead of the universal serial bus (USB) power from the MSP432E401Y LaunchPad[™]
- Optional adjustable linear regulator, TI's TPS78001, to generate stable output voltage to power the ADS7128 AVDD and DVDD pins when using the 5-V USB power from the MSP432E401Y LaunchPad[™]
- I²C interface for communication and configuration of modes available on the ADS7128

Figure 1 shows the ADS7128EVM architecture, identifying the key components and blocks previously listed.




Figure 1. ADS7128EVM Block Diagram

3

Introduction



BP-ADS7128EVM Overview

2 BP-ADS7128EVM Overview

This section describes various onboard components that are used to interface the analog input, generalpurpose inputs/outputs (GPIOs), digital interface, and provide power supply to the BP-ADS7128. Figure 2 shows a BP-ADS7128 overview.




Figure 2. BP-ADS7128 Top Level Overview

2.1 Connector for Channels

The BP-ADS7128 is designed for easy interface to an external, analog single-ended source, or to GPIOs through a 100-mil header. Connector J5 provides a connection to the device channels. Table 1 lists the channel connections. The ADS7128 channel AIN0 has a buffered operational amplifier, TLV9061, to drive the analog input. Channels AIN1 through AIN6 have a resistor and capacitor filter circuit to condition the analog input. GPIO7 does not have a resistor and capacitor filter used for the single-ended analog input; instead, GPIO7 has a resistor and light-emitting diode (LED) to visibly demonstrate and monitor the channel state.

J5 Connector Pin	Description
J5:1	Single-ended analog input with buffer or GPIO for channel 0 of the ADC
J5:2	Single-ended analog input or GPIO for channel 1 of the ADC
J5:5	Single-ended analog input or GPIO for channel 2 of the ADC
J5:6	Single-ended analog input or GPIO for channel 3 of the ADC
J5:7	Single-ended analog input or GPIO for channel 4 of the ADC
J5:8	Single-ended analog input or GPIO for channel 5 of the ADC
J5:11	Single-ended analog input or GPIO for channel 6 of the ADC
J5:12	Single-ended analog input or LED GPIO for channel 7 of the ADC
J5:3 and J5:4; J5:9 and J5:10	BoosterPack™ ground

2.2 Digital Interface

As noted in Section 1, the BP-ADS7128 interfaces with the MSP-EXP432E401Y LaunchPad[™], which in turn communicates with the computer over the USB. The two devices on the booster pack that the MSP432E401Y communicates over I²C are the ADS7128 ADC and the electrically erasable programmable read-only memory (EEPROM). The EEPROM comes preprogrammed with the information required to configure and initialize the BP-ADS7128 platform. Once the hardware is initialized, the EEPROM is no longer used.

2.3 ADS7128 LaunchPad™ Interface

The BP-ADS7128 supports the I²C digital interface and functional modes as detailed in the ADS7128 device datasheet. The MSP432E401Y LaunchPad[™] is capable of operating at a 3.3-V logic level and is directly connected to the digital I/O lines of the ADC.

2.4 Power Supplies

The device supports a wide range of operation on its analog supply. The AVDD can operate from 2.35 V to 5.5 V. The DVDD operates from 1.65 V to 5.5 V, independent of the AVDD supply. The 3.3-V voltage regulator available on the MSP-EXP432E401Y is used to supply 3.3 V to DVDD and to AVDD through a low-dropout (LDO) regulator, the TPS78001, on the BP-ADS7128. There is an onboard option to use an external power supply for DVDD.

5

3 BP-ADS7128 EVM Initial Setup

3.1 Installing ADS7128 GUI Online and TI Cloud Agent Application Installation

The following steps describe the ADS7128 GUI software installation:

- 1. On the BP-ADS7128 BoosterPack[™] plug-in module site, click on the link under *Software* to connect to the installer. Connecting to the installer may require you to login to your user account privileges to use the online version and to install the available applications.
- Click on the BP-ADS7128 GUI icon. As shown in Figure 3, first-time users may be prompted to download and install the browser extension for Firefox[™] or Chrome[™] and the TI Cloud Agent Application.

开始	Options Tools Heip		
0			
0			
Ĩ		0	Siave Address: 0x17 v
*			Slave Address: Ox17 •
1			Festured Functionalities in GUI
	ADS7128		s charantin exispendentin Configuration assume analog reput. Ogisal reput to digital exispet
	The addition is a 1 MIPE, 5-channel multiplenet (2-of successive approximation register analog	TI Cloud Agent Installation	
	In-digital conserver (GAR 40C). The device that an internal coolitator for 40C conversion process	Hardware interaction requires additional one time set up. Please perform the actions listed below and try your operation again. (What's this?)	C Autorescua monitoring
	+ START CONFIGURATION >	Step 1: INSTALL browser extension	C with constructing ranges, AVCP (2.35V to 5.5V (2VCD (1.45V to 5.5V)
		Step 2: DOWNLOAD and install the TI Cloud Agent Application	(*) Zano Chana Delancian (222) Mandala
		Help. 1 already did this	
		FINISH	Child Reductancy Check (CRC) for Read Write Operations
			Plant Mean Square (RMI) Module
		NOT XVALABLE NOT AVAILABLE NOT AVAILABLE	
			Parent & S./ Lorgan
# co	Hardware Not Connected. Connecting to 71 Cloud Agent		🐺 TEXAS INSTRUMENTS

Figure 3. Browser Extension and TI Cloud Agent Installation

6



3.2 UNIFLASH Programmer for MSP-EXP432E401Y Software Programming

The MSP432E401Y LaunchPad[™] ships with a default firmware program flashed on its memory. When a LaunchPad[™] is connected to the PC for the first time, its firmware must be updated for communications with the BP-ADS7128. The following steps describe how to program this firmware on the flash memory:

1. On the MSP432E401Y LaunchPad[™], remove jumper JP6 from its default position and place this jumper on the JP1 jumper, as shown in Figure 4, at location 5V-OTG.




Figure 4. MSP432E401Y LaunchPad™ 5V-OTG Jumper



BP-ADS7128 EVM Initial Setup

www.ti.com

2. Connect the MSP432E401Y LaunchPad[™] debug port connector, as shown in Figure 5, to an available USB port on the PC.




Figure 5. LaunchPad[™] Debug Port

3. As shown in Figure 6, after the BP-ADS7128 GUI has been set up, select *Program Device* from the *File* menu option. This selection automatically recognizes the MSP432E401Y LaunchPad[™] and FLASH program, see Figure 7, to communicate with the BP-ADS7128.



Figure 6. UNIFLASH Programming Set-Up

8







Figure 7. FLASH Programming LaunchPad™

4. After programming and verification is successful, as shown in Figure 8, disconnect the USB from the MSP-EXP432E401Y debug port.





9



BP-ADS7128 EVM Initial Setup

3.2.1 BoosterPack[™] Plug-In Hardware Setup Instructions

Following are the instructions to set up the BP-ADS7128 for evaluation:

- 1. Stack the BP-ADS7128 on the MSP432E401Y LaunchPad[™] MSP-EXP432E401Y. Make sure the 20pin connector (J1, J3) on the BP-ADS7128 is mapped to connector (J5, J7) and that connector (J4, J2) on the BP-ADS7128 is mapped to connector (J8, J6) on the MSP-EXP432E401Y. The silk screen on the BP-ADS7128 must match with the MSP-EXP432E401Y.
- 2. Connect the MSP-EXP432E401Y micro USB data port to an available USB port on the PC. Figure 9 shows the assembled BP-ADS7128 and MSP-EXP432E401Y configuration.




Figure 9. BP-ADS7128 Stacked on the MSP432E401Y LaunchPad™



3.3 ADS7128 GUI Description

3.3.1 Description

Figure 10 shows the landing page of the ADS7128 GUI. This page provides a high-level overview of the ADS7128 device. The left corner shows the tabs to navigate through the GUI: home, function configurations, data capture, and register map. When the BP-ADS7128 is stacked on the MSP432E401Y and connected to the PC via the micro USB cable, the GUI detects the BoosterPack[™] module by reading the onboard EEPROM. When detected and connected, the GUI indicates this status as *connected*. At the bottom left corner of the GUI, there is an option to connect and disconnect the hardware from the GUI.



Figure 10. ADS7128 GUI Landing Page



3.3.2 Functional Configuration Tab

As shown in Figure 11, the ADS7128 device configuration tab has two sections. The left-most section lists the multiple functions the user can configure. These options enable the user to navigate through the various functions of the ADS7128. The right-most section displays the configuration options for each function.

			14 CLASS ELVICE - 14 CLASS
CHANNEL SELECTION	SELECT THE CHANNELS	SELECT ALL CHANNELS	
CHANNEL CONFIGURATION	Channel 0 AIN0	Config: Analog Input •	Analog Input
			Channel is configured as analog input channel. Digital Input
MODE CONFIGURATION	Channel 1 GP11	Config: Digital Input 🔹	Channel is configured as a digital input and can be read back from GPLVALUE register. Digital Output
ZERO CROSS DETECTION	Channel 2 GP02	Config: Digital Output 🔻	Channel is configured as a digital output, either as an open-drain or push-pill output. Output value can be configured from GPQ_VALUE register.
AVERAGER & STATISTICS	Channel 3		
	Channel 4 Aust		
	Channel 5 Airts		
	Channel 6 ANNS		

Figure 11. ADS7128 Device Configuration Tab

3.3.2.1 Channel Selection

This page selects channels and functionality. Each channel can be enabled or disabled, and configured as an analog input (default), digital input, or digital output. On the top right corner is an option to enable all ADC channels as analog input channels. TI recommends enabling this option to then disable the preferred ADC channels and configure the selected channels based on user preference.



3.3.2.2 Channel Configuration

This page sets channel-specific configurations, and consist of two tabs:

- · Input channels tab: All selected input channels, analog or digital, can be configured
- Output channels tab: The selected digital output channels can be configured


For example, the first three channels were previously selected in the *Channel Selection* page as an analog input, digital input, and digital output, respectively. The *Channel Configuration* page then automatically updates to reflect the selected channel options.

3.3.2.2.1 Input Channels

Continuing with the example, both analog and digital inputs are displayed, as shown in Figure 12, in the *Input Channels* tab. Analog channels are listed on top, digital channels are listed below. The available configuration options are displayed for each type of input.

Any analog input channel can be selected to trigger the ALERT pin when the set high or low threshold code entered is crossed. Hysteresis can also be configured.

Any digital input channel can be selected to trigger the ALERT pin when the selected state change occurs.



BP-ADS7128 EVM Initial Setup



3.3.2.2.2 Output Channels

The output channels tab also auto-updates to display the selected digital output channels in the *Channel Selection* page. In this example, only channel 2 was selected as a digital output. In this tab, the digital output channels can be selected as open-drain (default) or changed to push-pull. Figure 13 shows the zero-cross detection (ZCD) and trigger logic. This tab visually represents the logic within the device, and allows the user to enable ZCD, and select the input channels as a trigger.

l	DEVICE CONFIGURATION					Slav	e Address: 0x10
	CHANNEL SELECTION	Input Channels	Output Channels				
	CHANNEL CONFIGURATION	CHANNEL 2 GROZ	IELS				
	MODE CONFIGURATION	MANUAL ZCO TRIGGER					
	ZERO CROSS DETECTION	CONFIGURE GPO					
	AVERAGER & STATISTICS) Push-Pull Output		INPUT TRIGGER		
	ROOT MEAN SQUARE				Input Channels		
ľ							
				ZCD ENABLE	0		
			GPO VALUE FOR ZCD	ZCD ENABLE			
			GPO VALUE FOR ZCD Image: 0 model Image: 2CD Image: 2CD Image: 1million		0 TRIGGER INPUT ③ 0 ○ 1 → 1	SED 2	
					TRIGGER INPUT	×6603	

Figure 13. Channel Configuration Page, Output Channels Tab

3.3.2.2.3 Sampling Mode Configuration

The ADS7128 can operate in three sampling modes. The mode configuration tab (Figure 14) allows the user to select the device mode of operation.

The ADS7128 device has the following sampling modes:

- Manual Mode: Allows the external host processor to directly request and control when the data are sampled. The host provides I²C frames to control conversions and the captured data are returned over the I²C bus after each conversion.
- Auto-Sequence Mode: The host can configure the device to scan through the enabled analog input channels. The host must provide continuous clocks (SCL) to the device to scan through the channels and to read the data from the device. The mux automatically switches through the predetermined channel sequence, and the data conversion results are sent through the data bus.
- Autonomous Mode: After receiving the first start of conversion pulse from the host, the ADS7128 device then generates the subsequent start of conversion signals autonomously. The device features an internal oscillator to generate the start of ADC conversion pulses without the host controlling the conversions. Output data are not returned over the digital bus; only a signal on the ALERT pin is generated when an input signal crosses the programmable high or low threshold values.

The device powers up in manual mode and can be configured into any of the functional modes by writing the configuration registers for the desired mode.







Figure 14. Sampling Mode Configuration

3.3.2.2.4 Zero-Cross Detection (ZCD)

The zero-cross detection tab, as shown in Figure 15, provides a timing diagram demonstrating the ZCD functionality and the blanking time transients of the input signal. only one input channel can be selected to monitor. The programmable blanking time can be disabled or enabled.

DEVICE CONFIGURATI	ON	Slave Address: 0
CHANNEL SELECTION	ZERO CROSSING DETECT	
CHANNEL CONFIGURATION		
MODE CONFIGURATION	Analog Input HBgh Threshold	The selected analog input channel monitors the input signal. The conversion resu compared with the digital threshold and generates a digital output accordingly. Transi
ZERO CROSS DETECTION	Configurable Transient	near zero crossings can be rejected by configuring the ZCD_BLANKING register.
AVERAGER & STATISTICS	Digital Output	
ROOT MEAN SQUARE		
	1. SELECT THE CHANNEL TO DETECT THRESHOLD	2. ENABLE/DISABLE BLANKING TO REJECT TRANSIENTS
	Input Channel Zero crossing thershold Value	Enable Blanking Blanking Time
	AIN 0 + 4095	50





3.3.2.2.5 Average and Statistics Configuration

Within the averager and statistics page, as shown in Figure 16, the oversampling ratio can be selected that applies to all analog input channels enabled. The statistic function can also be enabled or disable within this page.

DEVICE CONFIGURATION		Slave Address: 0x10
CHANNEL SELECTION	AVERAGER	
CHANNEL CONFIGURATION	The over sampling factor is common to all analog input channels. The output data is 16-bit length format. Only the first conversion, for th	he selected analog input channe
MODE CONFIGURATION	needs to be initiated; remaining conversions are generated internally. To enable the averaging function, program the Over Sampling Rate.	
ZERO CROSS DETECTION	Over Sampling Rate	
AVERAGER & STATISTICS		
ROOT MEAN SQUARE		
	Enable STATISTICS to record minimum, maximum, latest code for each analog input channel.	

Figure 16. Averager and Statistics Page





3.3.2.2.6 Root Mean Square

The root mean square (RMS) page, as shown in Figure 17, displays the equation that the device uses to calculate the root mean square, if enabled. Based on the number of samples selected, the RMS is calculated using the final formula shown.

DEVICE CONFIGURATION		Slave Address:	, was
CHANNEL SELECTION	ROOT MEAN SQUARE		
CHANNEL CONFIGURATION	$RMS = \sqrt{\left(\frac{D_1^2 + D_2^2 + D_3^2 + \dots + D_N^2}{N}\right) - b * \left(\frac{D_1 + D_2 + D_3 + \dots + D_N}{N}\right)^2 LSB}$		
MODE CONFIGURATION	$RMS = \sqrt{\left(\underbrace{N}_{AC,COMPONENT} \right)^2 - b \cdot \left(\underbrace{N}_{DC,COMPONENT} \right) LSB}$		
ZERO CROSS DETECTION			
AVERAGER & STATISTICS	1. SET THE SAMPLES TIME	2. ENABLE/DISABLE DC COMPONENT	
ROOT MEAN SQUARE	No. of Samples 1024.	Subtraction Value Subtraction Value 0 0 0 1	
	FINAL FORMULA		
	$\int \sqrt{p_1^2 + p_2^2 + p_3^2 + p_4^2} + p_4$	(2) $(D_1+D_2+D_3+\dots+D_{2N})$	
	$RMS = \mathcal{N}\left(\frac{1}{1024}, \frac{1}{1024}, \frac{1}$	$\frac{44^{2}}{1024} - 0 \cdot \left(\frac{D_{1} + D_{2} + D_{3} + \dots + D_{1024}}{1024} \right)$	

Figure 17. ADS7128 RMS Page



BP-ADS7128 EVM Initial Setup

www.ti.com

3.3.3 Data Capture Tab

The data capture tab displays the conversion results of the sampled data of the enabled channels. As shown in Figure 18, clicking the red **Capture** button commences a sample data set. This tab features two pages:

- Analog Inputs: The sample and conversion results for each enabled analog input is displayed in this page
- **Digital I/O:** The enabled digital channels, input or output, are displayed in this page See Section 3.3.5 for more information on capturing data.



Figure 18. ADS7128 Data Capture Tab

3.3.4 Register Map

Figure 19 shows the register map for the ADS7128. On the top right corner are options to read registers individually, read all the registers at the same time, or write an individual register. Users can choose to have the register values modified in the GUI to be written on the device instantaneously by selecting the *Immediate* option or later using the *Deferred* option. In the field view, the registers are broken down into the configurable bits they are made up of. When making changes, the bit being changed is highlighted in yellow.

Register Map				Auto Read	n on			• 18	EAD REGIS	TER	IEAD ALL RECISTERS	nedia
Register Name		Address	Value	7	6	5	Bi 4	its 3	2	1		
 Registers SYSTEM_STATUS 		0x00	0x81	1	0	0	0	0	0	0	GENERAL_CFG	
GENERAL_CFG	0	0x01	0x30	0	0	1	1	0	0	0	Registers / GENERAL_CFG / RMS_EN[7]	
DATA CFG		0x02	0x00	0	0	0	0	0	0	0	RMS module disabled.	
OSR_CFG		0x03	0x00	0	0	0	0	0	0	O	0 Registers / GENERAL_CFG / CRC_EN[6]	
OPMODE_OFG		0x04	0x00	0	0	0	0	0	0	0	0 CRC module disabled .	ì
PIN_CFG_LSB		0x05	0x00	0	0	0	0	0	0	0	0	
GPIO_CEG_LSB		0x07	0x00	0	0	0	0	0	0	0	0 Registers / GENERAL_CEG / STATS_EN[5]	
GPO_DRIVE_CFG_LSB		0x09	0x00	0	0	0	0	0	0	0	Clear minimum - maximum and recent value (•	
GPO_OUTPUT_VALUE_LSB		0x0B	0x00	0	0	0	0	0	0	0	Registers / GENERAL_CFG / DWC_EN[4]	
GPI_VALUE_LSB		0x0D	0x00	0	0	0	0	0	0	0	0 Enable digital window comparator	
ZCD_BLANKING_CFG		0x0F	0x32	0	0	1	1	0	0	1	0	
SEQUENCE_CFG		0x10	0x00	0	D	0	0	0	0	0	0 Registers / GENERAL_CFG / CNVST[3]	
CHANNEL_SEL		0x11	0x00	0	0	0	0	0	0	0	0 Normal operation; conversions will start on the	
AUTO_SEQ_CHSEL_LSB		0x12	0x01	0	0	0	0	0	0	0	1	
ALERT CH SEL LSB		0x14	0xFF	1	1	1	1	1	1	1	Registers / GENERAL_CFG / CH_RST[2]	
ALERT_MAP		0x16	0x00	0.	0	0	0	0	-0	0	0 CH_RST 0	ŧ
ALERT_PIN_CFG		0x17	0x00	0	0	0	0	0	0	0	0	
EVENT_FLAG_LSB		0x18	0x00	0	0	0	0	۵	0	ß	0 Registers / GENERAL_CFG / CAL[1]	
EVENT_HIGH_FLAG_LSB		Ox1A	0x00	0	0	0	0	0	0	۵	0 Normal operation •	
EVENT_LOW_FLAG_LSB		0x1C	0x00	0	0	0	0	0	0	0	0	
EVENT_RGN_LSB		0x1E	0x00	0	0	0	0	0	0	0	0 Registers / GENERAL_CFG / RST[0]	

Figure 19. ADS7128 Register Map Page

BP-ADS7128 EVM Initial Setup



3.3.5 Data Capture Features

This section describes the features available in the data capture tab of the GUI. This page auto updates to reflect the inputs in Section 3.3.2.2 based on the channel-specific configuration. The data capture tab displays both analog enable channels, under the analog inputs page, and the digital input and output enabled channels in the digital I/O page.

3.3.5.1 Analog Inputs Page

The analog input page provides an interface to the conversion results for analog input channels. Data are captured, as shown in Figure 20, by clicking on the **Capture Data** button. The analog inputs page also displays:

- Number of samples per the enabled analog input channels
- A drop-down option for increasing the oversampling rate
- A drop-down option for selecting input channel display
- Displays the minimum and maximum sample code
- · When enabled, the RMS data of the channel selected in the drop-down option
- Alarm trigger and clear alarm option

The data capture page provides tabs to display the conversion results of the analog inputs and, within the analog input display tab, the conversion results can be displayed in either the time domain graph or the histogram graph.




Figure 20. Data Capture Conversion Results

BP-ADS7128 EVM Initial Setup

www.ti.com

3.3.5.1.1 Time Domain Display

The time domain graph displays the conversion results of an analog input channel of a sampled data set. When in manual mode, the graph can only display one analog input conversion results at a time; in autosequence mode, all sampled channels are displayed. As shown in Figure 21, select the channel through the drop-down menu shown.





Within the time domain graph, the high and low thresholds (configured in Section 3.3.2.2) are automatically displayed inFigure 22 as solid red to visually demonstrate the levels that the analog signal triggers an alarm. Hysteresis (if configured), is also displayed within this graph as dashed red lines.

Monitor Data	Operating Mode: M				
Analog Inputs Digital I/O	Statistics : Enabled DWC :				
Samples/Channel 200 Ove	D Samples/Channel 200 ③ Over Sampling Rate 0 • Input Channel AINO •				
2 Analog Channel	() Minimum	() Maximum	Latest	RMS 🔁	
AINO	1401	2966	1431	DATA Channel 0 * 0 co	
ALARM () Click on the below channel card to view to	he alerta in Graph.			CLEAR ALL A	
TimeDomain Histogram				Q - Thresho 	
TimeDomain Histogram				Q - Thresho 	
TimeDomain Histogram		100		- Thresha 	

Figure 22. Time Domain Display With Threshold and Hysteresis



BP-ADS7128 EVM Initial Setup

3.3.5.1.2 Histogram Graph Display

The conversion results can also be shown as a histogram through the histogram tab (shown in Figure 23) within the analog input data capture. The high and low threshold levels and the configured hysteresis are also displayed in the histogram graph.

Monitor Data		Operating Mode: Mar		
Analog Inputs Digital I/O		Statistica Fnabled DW1: Fn		
Samples/Channel 0 0		Repetators Capture Data		
C Analog Channel	() Minimum	() Maximum	Latest	RMS C
AINO	1403	2970	2541	DATA Channel 0 * 0 code
ALARM () Click on the below channel cord to vie (AND) () () () () () () () () () () () () ()	r the alerts in Graph.			
	r the alorts in Graph.	2		_Grouped • @ +
TimeDomain Histogram	r the alerts in Graph.			Grouped • @ +
TimeDomain Histogram	r the alorts in Graph.			Grouped • @ 4
TimeDomain Histogram	rthe alorts in Graph.			Grouped • @ +
TimeDomain Histogram	rthe alerts in Graph.			Grouped • • • Hystersa Hystersa Threshold

Figure 23. Histogram Graph Display With Threshold and Hysteresis

3.3.5.1.3 Alarm

As shown in Figure 24, if an analog input signal crosses the configured thresholds, then an alarm is triggered, as demonstrated in the analog inputs page within the data capture tab. This page provides an *ALARM* section where the corresponding image to the threshold crossed, high or low, turns red when triggered. The alarm can be cleared by clicking on the red icon.



Figure 24. Alarm Triggered



3.3.5.2 Digital I/O Page

The digital I/O page displays the enabled digital input channels as configured in Section 3.3.2.1. In the example shown in Figure 25, two channels were configured as digital input channels. Each channel indicates the present logic state, followed by an icon demonstrating the triggering edge for a state change, rising edge of falling edge. The icon turns red when triggered.

Monitor Data	Operating Mode: Man
Analog Inputs Digital I/O	DWC: Ena
C Refresh All	CLEAR ALL ALER
CHANNEL 1 GTT1 Pin Value 1 Raising Edge	

Figure 25. Digital I/O Page Display

4 Input Signal-Conditioning Block on the BP-ADS7128

For applications where the input signal requires additional conditioning before being interfaced to the ADC, the BP-ADS7128 has an onboard signal-conditioning path on channel 0 between the input signal and the ADS7128. By default, this signal-conditioning block is populated on the evaluation board as a noninverting buffer. The board has a provision to bypass the operational amplifier (U4) based on the signal conditioning requirement. In order to bypass this block, remove the R25 0- Ω resistor and populate R10. See Section 5.3 for more details.



5 Bill of Materials, Printed Circuit Board Layout, and Schematics

This section contains the BP-ADS7128 bill of materials (BOM), printed circuit board (PCB) layout, and schematics.

5.1 Bill of Materials

Table 2 lists the bill of materials (BOM) for the ADS7128EVM.

Table 2. Bill of Materials

Designator	Quantity	Description	Manufacturer Part Number	Manufacturer
C1, C3	2	CAP, CERM, 1 uF, 25 V, +/- 10%, X7R, 0603	C0603C105K3RACTU	Kemet
C4, C5, C9	3	CAP, CERM, 1 uF, 6.3 V, +/- 20%, X7R, 0402	GRM155R70J105MA12D	MuRata
C6, C7, C8, C10, C11, C13, C15	7	CAP, CERM, 160 pF, 50 V, +/- 5%, C0G/NP0, 0402	GRM1555C1H161JA01D	MuRata
C12, C14	2	CAP, CERM, 0.1 μF, 25 V,+/- 10%, X5R, 0603	CL10A104KA8NNNC	Samsung Electro-Mechanics
D2	1	LED, Red, SMD	LTST-C150CKT	Lite-On
J1, J3	2	Receptacle, 2.54mm, 10x2, Tin, TH	SSQ-110-03-T-D	Samtec
J4	1	Header, 100mil, 2x1, Tin, TH	PEC02SAAN	Sullins Connector Solutions
J5	1	Header, 100mil, 6x2, Tin, TH	PEC06DAAN	Sullins Connector Solutions
R2	1	RES, 1.69 M, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	CRCW04021M69FKED	Vishay-Dale
R3, R26	2	RES, 1.00 M, 1%, 0.1 W, 0402	ERJ-2RKF1004X	Panasonic
R4	1	RES, 0, 5%, 0.063 W, 0402	RC0402JR-070RL	Yageo America
R5, R6, R7	3	RES, 1.00 k, 1%, 0.063 W, 0402	MCR01MZPF1001	Rohm
R8, R9, R12, R14, R15, R18, R20, R23	8	RES, 10.0 k, 1%, 0.063 W, 0402	RC0402FR-0710KL	Yageo America
R17, R25	2	RES, 0, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	RMCF0603ZT0R00	Stackpole Electronics Inc
R19	1	RES, 2.20 k, 1%, 0.1 W, 0603	RC0603FR-072K2L	Yageo
R24	1	RES, 169, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	CRCW0402169RFKED	Vishay-Dale
TP6, TP7	2	Test Point, Multipurpose, Black, TH	5011	Keystone
U1	1	Single Output LDO, 150 mA, Adjustable 1.22 to 5.25 V Output, 2.2 to 5.5 V Input, with 500 nA Quiescent Current, 5-pin SOT (DDC), -40 to 125 degC, Green (RoHS & no Sb/Br)	TPS78001DDCR	Texas Instruments
U2	1	Small, 8-Channel, 12-bit ADC with I2C Interface, GPIOs & CRC, RTE0016C_WF (WQFN-16)	ADS7128RTE	Texas Instruments
U3	1	I2C BUS EEPROM (2-Wire), TSSOP-B8	BR24G32FVT-3AGE2	Texas Instruments
U4	1	10-MHz, RRIO, CMOS Operational Amplifier for Cost-Sensitive Systems, DBV0005A (SOT-23-5)	TLV9061IDBVR	Texas Instruments

5.2 PCB Layout

Figure 26, Figure 27, Figure 28, and Figure 29 illustrate the EVM PCB layout.




Figure 26. BP_ADS7128 PCB Top Overlay






Figure 27. BP-ADS7128 Top Layer Copper and Silkscreen






Figure 28. BP-ADS7128 Bottom Layer Copper and Silkscreen







Figure 29. BP-ADS7128 Power Plane Layer

5.3 Schematics

Figure 30 illustrates the ADS7128 BoosterPack[™] schematics.







IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated