

# CMOS Static RAM for Automotive Applications 256K (32K x 8-Bit)

#### IDT71256SA

#### **Features**

- 32K x 8 advanced high-speed CMOS static RAM
- Automotive temperature options
- Equal access and cycle times
  - Automotive: 12/15/20/25/35/55ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Automotive product available in 28-pin, 300 mil (SOIC) package


#### **Description**

The IDT71256SA is a 262,144-bit high-speed Static RAM organized as 32K x 8. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs for automotive applications.

The IDT71256SA has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71256SA is packaged in 28-pin, 300 mil (SOIC).


#### **Functional Block Diagram**



**FEBRUARY 2006** 


©2006 Integrated Device Technology, Inc.

#### **Pin Configurations**



# 6819 drw 02

## DIP/SOJ Top View



6819

#### TSOP Top View

**Absolute Maximum Ratings**(1)

Symbol	Rating	Value	Unit
Vcc	Supply Voltage Relative to GND	-0.5 to +7.0	V
VTERM	Terminal Voltage Relative to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
TJ	Junction Temperature Range	-40 to +150	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.

## Truth Table<sup>(1,2)</sup>

CS	ŌĒ	WE	I/O	Function
L	L	Η	DATAout	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (ISB)
VHC <sup>(3)</sup>	Χ	Χ	High-Z	Deselected - Standby (ISB1)

#### NOTES:

6819 tbl 03

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHC or ≰VLC.

# Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	Vdd
Automotive Grade 1	-40°C to +125°C	0V	See Below
Automotive Grade 2	-40°C to +105°C	0V	See Below
Automotive Grade 3	-40°C to +85°C	0V	See Below
Automotive Grade 4	0°C to +70°C	0V	See Below

6819 tbl 01

# Recommended DC Operating Conditions


Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		Vcc +0.5 (1)	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

6819 tbl 04

#### NOTE:

 Refer to maximum overshoot/undershoot diagram below. The measured voltage at device pin should not exceed half sinusoidal wave with 2V peak and half period of 2ns.

#### **Maximum Overshoot/Undershoot**



#### **DC Electrical Characteristics**

(Vcc = 5.0V ± 10%, Automotive Temperature Ranges)

			IDT71256SA		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage Current	Vcc = Max., VIN = GND to Vcc	_	5	μΑ
IILOI	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	5	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	٧

6819 tbl 05

#### **DC Electrical Characteristics**(1)

(Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc-0.2V, Automotive Temperature Ranges)

1	<u> </u>	rudeniotito romporaturo rumgos,							
Symbol	Parameter	71256SA12	71256SA15	71256SA20	71256SA25	71256SA35	71256SA55	Unit	
lcc	Dynamic Operating Current $\overline{\text{CS}} \leq \text{VIL}$ , Outputs Open, VCC = Max., f = fMAX <sup>2</sup>	90	80	70	70	70	70	mA	
ISB	Standby Power Supply Current (TTL Level) $\overline{CS} \ge VIH$ , Outputs Open, $VCC = Max.$ , $f = fMAX^{(2)}$	50	30	20	20	20	20	mA	
ISB1	Standby Power Supply Current (CMOS Level) $\overline{CS} \ge VHC$ , Outputs Open, $VCC = Max.$ , $f = 0^{(2)}$ , $VIN \le VLC$ or $VIN \ge VHC$	15	15	15	15	15	15	mA	

6819 tbl 10

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

#### **AC Test Conditions**

<u> </u>	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

**Capacitance** 

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

6819 tbl 07

6819 tbl 08

 This parameter is guaranteed by device characterization, but not production tested.




Figure 1. AC Test Load

DATAOUT  $\begin{array}{c}
5V \\
480\Omega \\
5pF^*
\end{array}$   $\begin{array}{c}
255\Omega \\
6819 \text{ drw } 04
\end{array}$ 

Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, and twHz)

\*Including jig and scope capacitance.

6819 tbl 09


AC Electrical Characteristics (Vcc = 5.0V ± 10%, Automotive Temperature Ranges)

AC Electrical Characteristics			(VCC = 5.0V ± 10%, Automotive Temperature Ranges)											
		7125	6SA12	7125	6SA15	71250	SSA20	71256	6SA25	71250	6SA35	71256	6SA55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle													
trc	Read Cycle Time	12	_	15	_	20	_	25		35		55	_	ns
taa	Address Access Time	_	12	_	15	_	20	_	25	_	35	_	55	ns
tacs	Chip Select Access Time		12	_	15	_	20	_	25	_	35		55	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	4	_	4	_	4	_	4	_	4	_	4	_	ns
tcHZ <sup>(1)</sup>	Chip Select to Output in High-Z	0	6	0	7	0	10	0	11	0	12	0	15	ns
toE	Output Enable to Output Valid	_	6	_	7	_	10	_	11	_	12	_	25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0	_	0	_	0	_	0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	6	0	6	0	8	0	10	0	12	0	15	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	3	_	3	_	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	0		0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	_	12	_	15	_	20	_	25	_	35	_	55	ns
Write Cy	rcle													
twc	Write Cycle Time	12	_	15	_	20	_	25	_	35	_	55	_	ns
taw	Address Valid to End-of-Write	9	_	10	_	15		20		25	_	40	_	ns
tcw	Chip Select to End-of-Write	9	_	10		15	_	20		25		40	_	ns
tas	Address Set-up Time	0	_	0		0		0		0		0		ns
twp	Write Pulse Width	8	—	10		15		20		20		35		ns
twr	Write Recovery Time	0	_	0		0	_	0	_	0		0		ns
tow	Data Valid to End-of-Write	6	_	7	_	11	_	13	_	13	_	25	_	ns
tDH	Data Hold Time	0	_	0		0	_	0		0		0	_	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	4		4	_	4	_	4		4	_	4	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z	0	6	0	6	0	10	0	11	0	12	0	15	ns


NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

# Timing Waveform of Read Cycle No. 1<sup>(1)</sup>




# Timing Waveform of Read Cycle No. $2^{(1,2,4)}$




#### NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.
- 4.  $\overline{\text{OE}}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

# Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




## Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}.$
- 2.  $\overline{\text{OE}}$  is continuously  $\overline{\text{HiGH}}$ . If during a  $\overline{\text{WE}}$  controlled write cycle  $\overline{\text{OE}}$  is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{\text{OE}}$  is HIGH during a  $\overline{\text{WE}}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

# **Ordering Information — Automotive**



# **Datasheet Document History**

Rev	<u>Date</u>	<u>Page</u>	<u>Description</u>
0	01/31/05	p. 1-7	Released Automotive datasheet
Α	05/06/05	p. 7	Updated ordering information.
В	02/28/06	p. 1,3,4,7	Added 35ns speed grade.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

800-345-7015

for Tech Support:

sramhelp@idt.com