RENESAS

NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL8014A

DATASHEET

ISL8014

4A Low Quiescent Current 1MHz High Efficiency Synchronous Buck Regulator

FN6576 Rev 4.00 November 23, 2009

The ISL8014 is a high efficiency, monolithic, synchronous step-down DC/ DC converter that can deliver up to 4A continuous output current from a 2.7V to 5.5V input supply. It uses a current control architecture to deliver very low duty cycle operation at high frequency with fast transient response and excellent loop stability.

The ISL8014 integrates a pair of low ON-resistance P-Channel and N-Channel internal MOSFETs to maximize efficiency and minimize external component count. The 100% duty-cycle operation allows less than 400mV dropout voltage at 4A output current. High 1MHz pulse-width modulation (PWM) switching frequency allows the use of small external components and SYNC input enables multiple ICs to synchronize out of phase to reduce ripple and eliminate beat frequencies.

The ISL8014 can be configured for discontinuous or forced continuous operation at light load. Forced continuous operation reduces noise and RF interference while discontinuous mode provides high efficiency by reducing switching losses at light loads.

Fault protection is provided by internal hiccup mode current limiting during short circuit and overcurrent conditions, an output over voltage comparator and over-temperature monitor circuit. A power good output voltage monitor indicates when the output is in regulation.

The ISL8014 is offered in a space saving 4x4 QFN lead free package with exposed pad lead frames for low thermal.

The ISL8014 offers a 1ms Power-Good (PG) timer at power-up. When shutdown, ISL8014 discharges the output capacitor. Other features include internal soft-start, internal compensation, overcurrent protection, and thermal shutdown.

The ISL8014 is offered in a 16 Ld 4mmx4mm QFN package with 1mm maximum height. The complete converter occupies less than 0.4 in 2 area.

Feat u r es

- High Efficiency Synchronous Buck Regulator with up to 97% Efficiency
- Power-Good (PG) Output with a 1ms Delay
- 2.7V to 5.5V Supply Voltage
- 3% Output Accuracy Over-Tem perature/ Load/ Line
- 4A Output Current
- Pin Compatible to ISL8013
- Start-up with Pre-Biased Output
- Internal Soft-Start 1ms
- Soft-Stop Output Discharge During Disabled
- 35µA Quiescent Supply Current in PFM Mode
- Selectable Forced PWM Mode and PFM Mode
- External Synchronization up to 4MHz
- Less than 1µA Logic Controlled Shutdown Current
- 100% Maximum Duty Cycle
- Internal Current Mode Compensation
- Peak Current Lim iting and Hiccup Mode Short Circuit Protection
- Over-Temperature Protection
- Small 16 Ld 4mmx4mm QFN
- Pb-Free (RoHS Compliant)

Ap p licat ion s

- DC/ DC POL Modules
- µC/ µP, FPGA and DSP Power
- Plug-in DC/ DC Modules for Routers and Switchers
- Portable Instruments
- Test and Measurem ent Systems
- Li-ion Battery Powered Devices
- Sm all Form Factor (SFP) Modules
- Bar Code Readers

Ordering Information

NOTES:

1. Add "-T" suffix for tape and reel. Please refer to **IB347** for details on reel specifications.

2. These I ntersil Pb-free plastic packaged products employ special Pb-free material sets, m olding compounds/ die attach materials, and 100% matte tin plate plus anneal (e3 term ination finish, which is RoHS com pliant and compatible with both SnPb and Pb-free soldering operations). I ntersil Pb-free products are MSL classified at Pb-free peak reflow tem peratures that meet or exceed the Pb-free requirements of I PC/ JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for **ISL8014**. For more information on MSL please see techbrief **TB363**.

Pin Configuration

Pin Descriptions

Typical Applicat ion

FI GURE 1 . TYPI CAL APPLI CATI ON DI AGRAM

Block Diagram

VIN, VDD - 0.3V to 6V (DC) or 7V (20ms) EN, SYNCH, PG -0.3V to VI N + 0.3V LX . . . -1.5V (100ns)/-0.3V (DC) to 6.5V (DC) or 7V (20ms) VFB . -0.3V to 2.7V

Recommended Operating Conditions

VIN Supply Voltage Range. 2.7V to 5.5V Load Current Range . 0A to 4A Am bient Tem perature Range - 40°C to +85°C

Thermal Information

CAUTI ON: Do not operate at or near the m axim um ratings listed for extended periods of tim e. Exposure to such conditions m ay adversely im pact product reliability and result in failures not covered by warranty.

NOTE:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. θ J_C, "case temperature" location is at the center of the exposed metal pad on the package underside. See Tech Brief TB379.

Elect r ical Sp ecif icat ion s Unless otherwise noted, all param eter limits are established over the recomm ended

Electrical Specifications Unless otherwise noted, all parameter limits are established over the recommended operating conditions and the typical specification are m easured at the following conditions: T_A = -40°C to +85°C, V_{IN} = 3.6V, EN = VDD, unless otherwise noted. Typical values are at T_A = +25°C. Boldface limits apply over the operating temperature range, **- 4 0 ° C t o + 8 5 ° C. (Con t in u ed)**

NOTES:

6. Lim its established by characterization and are not production tested.

7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Operating Performance (Unless otherwise noted, operating conditions are: T_A = +25°C,

FIGURE 3. EFFI CI ENCY vs LOAD (1MHz 3.3 V_{IN} PWM) FIGURE 4. EFFI CI ENCY vs LOAD (1MHz 3.3 V_{IN} PFM)

 V_{VIN} = 2.5V to 5.5V, EN = V_{IN}, SYNCH = 0V, L = 1.5µH, $C_1 = 2x22 \mu F$, $C_2 = 2x22 \mu F$, $C_{OUT} = 0$ A to 4A).

FI GURE 5 . EFFI CI ENCY v s LOAD (1 MHz 5VI N PW M) FI GURE 6 . EFFI CI ENCY v s LOAD (1 MHz 5 VI N PFM)

FI GURE 7. POW ER DI SSI PATI ON vs LOAD (1MHz,

0.0 0.5 1 .0 1 .5 2.0 2.5 3.0 3 .5 4 .0 OUTPUT LOAD (A)

5 VI N-PFM

5VI N-PW M

POW ER DI SSI PATI ON (W)

 $V_{OUT} = 1.8 V$

3 .3V^I N-PFM

3.3VI N-PW M

Typical Operating Perform ance (Unless otherwise noted, operating conditions are: TA = +25°C,

FI GURE 9 . POW ER DI SSI PATI ON W I TH NO LOAD v s V_{IN} (PFM $V_{OUT} = 1.8V$)

 $V_{\text{OUT}} = 1.5V$

FI GURE 1 0 . VOUT REGULATI ON v s LOAD (1 MHz, $V_{OUT} = 1.2V$

FI GURE 12. V_{OUT} REGULATION vs LOAD (1MHz, $V_{OUT} = 1.8V$

November 23, 2009

Typical Operating Performance (Unless otherwise noted, operating conditions are: TA = +25°C,

FI GURE 1 7 . STEADY STATE OPERATI ON AT NO LOAD (PW M)

FI GURE 19. STEADY STATE OPERATION WITH FULL LOAD

 V_{VIN} = 2.5V to 5.5V, EN = V_{IN}, SYNCH = 0V, L = 1.5µH, C₁ = 2x22μF, C₂ = 2x22μF, I_{OUT} = 0A to 4A). (Continued)

FIGURE 16. OUTPUT VOLTAGE REGULATION vs VIN (PFM VOUT = 1 .8 V)

FI GURE 1 8 . STEADY STATE OPERATI ON AT NO LOAD (PFM)

FI GURE 2 0 . MODE TRANSI TI ON CCM TO DCM

Typical Operating Performance (Unless otherwise noted, operating conditions are: T_A = +25°C,

FI GURE 21. MODE TRANSI TI ON DCM TO CCM FIGURE 22. LOAD TRANSI ENT (PWM)

 V_{VIN} = 2.5V to 5.5V, EN = V_{IN}, SYNCH = 0V, L = 1.5µH, C₁ = 2x22μF, C₂ = 2x22μF, I_{OUT} = 0A to 4A). (Continued)

FI GURE 23. LOAD TRANSI ENT (PFM) FIGURE 24. SOFT-START WITH NO LOAD (PWM)

FIGURE 25. SOFT-START AT NO LOAD (PFM) FIGURE 26. SOFT-START WITH PRE-BIASED 1V

Typical Operating Performance (Unless otherwise noted, operating conditions are: T_A = +25°C,

FI GURE 2 9 . STEADY STATE OPERATI ON AT NO LOAD W I TH FREQUENCY = 2 MHz

FI GURE 3 1 . STEADY STATE OPERATI ON AT NO LOAD W I TH FREQUENCY = 4 MHz

 V_{VIN} = 2.5V to 5.5V, EN = V_{IN}, SYNCH = 0V, L = 1.5µH, C1 = 2x22µF, C2 = 2x22µF, I OUT = 0A to 4A). **(Con t in u ed)**

FI GURE 2 7 . SOFT- START AT FULL LOAD FI GURE 2 8 . SOFT- DI SCHARGE SHUTDOW N

FI GURE 3 0 . STEADY STATE OPERATI ON AT FULL LOAD WITH FREQUENCY = 2MHz

FI GURE 32. STEADY STATE OPERATI ON AT FULL LOAD (PW M) W I TH FREQUENCY = 4 MHz

Typical Operating Performance (Unless otherwise noted, operating conditions are: TA = +25°C,

 V_{VIN} = 2.5V to 5.5V, EN = V_{IN} , SYNCH = 0V, L = 1.5µH, $C_1 = 2x22\mu F$, $C_2 = 2x22\mu F$, $C_{OUT} = 0A$ to 4A). (Continued)

FI GURE 3 3 . OUTPUT SHORT CI RCUI T FI GURE 3 4 . OUTPUT SHORT CI RCUI T RECOVERY

FIGURE 35. OUTPUT CURRENT LIMIT vs TEMPERATURE

Th eor y of Op er at ion

The ISL8014 is a step-down switching regulator optimized for battery-powered handheld applications. The regulator operates at 1MHz fixed switching frequency under heavy load conditions to allow smaller external inductors and capacitors to be used for minimal printed-circuit board (PCB) area. At light load, the regulator reduces the switching frequency, unless forced to the fixed frequency, to minimize the switching loss and to maximize the battery life. The quiescent current when the output is not loaded is typically only 35µA. The supply current is typically only 0.1µA when the regulator is shut down.

PWM Control Scheme

Pulling the SYNCH pin HI (> 2.5V) forces the converter into PWM mode, regardless of output current. The ISL8014 employs the current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Figure [2](#page-2-0) shows the block diagram. The current loop consists of the oscillator, the PWM comparator, current sensing circuit

and the slope compensation for the current loop stability. The gain for the current sensing circuit is typically 200mV/A. The control reference for the current loops comes from the error amplifier's (EAMP) output.

The PWM operation is initialized by the clock from the oscillator. The P-Channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA and the slope compensation $(237 \text{mV/}\mu\text{s})$ reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-MOSFET and turn on the N-Channel MOSFET. The N-MOSFET stays on until the end of the PWM cycle. Figure [36](#page-11-0) shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the slope compensation ramp and the current-sense amplifier's CSA output.

The output voltage is regulated by controlling the V_{FAMP} voltage to the current loop. The bandgap circuit outputs a 0.8V reference voltage to the voltage loop. The feedback signal comes from the VFB pin. The soft-start block only affects the operation during the start-up and

will be discussed separately. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 27pF and 390 $k\Omega$ RC network. The maximum EAMP voltage output is precisely clamped to 1.6V.

SKIP Mode

Pulling the SYNCH pin LO (< 0.4V) forces the converter into PFM mode. The ISL8014 enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure [37](#page-11-1) illustrates the skip-mode operation. A zero-cross sensing circuit shown in Figure [2](#page-2-0) monitors the N-MOSFET current for zero crossing. When 8 consecutive cycles of the inductor current crossing zero are detected, the regulator enters the skip mode. During the eight detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.

Once the skip mode is entered, the pulse modulation starts being controlled by the SKIP comparator shown in Figure [2.](#page-2-0) Each pulse cycle is still synchronized by the PWM clock. The P-MOSFET is turned on at the clock's rising edge and turned off when the output is higher than 1.5% of the nominal regulation or when its current reaches the peak Skip current limit value. Then the inductor current is discharging to 0A and stays at zero. The internal clock is disabled.The output voltage reduces gradually due to the load current discharging the output

capacitor. When the output voltage drops to the nominal voltage, the P-MOSFET will be turned on again at the rising edge of the internal clock as it repeats the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops 1.5% below the nominal voltage.

Sy n ch r on izat ion Con t r ol

The frequency of operation can be synchronized up to 4MHz by an external signal applied to the SYNCH pin. The falling edge on the SYNCH triggers the rising edge of the LX pulse. Make sure that the minimum on time of the LX node is greater than 140ns.

Ov er cu r r en t Pr ot ect ion

The overcurrent protection is realized by monitoring the CSA output with the OCP comparator, as shown in Figure [2.](#page-2-0) The current sensing circuit has a gain of 200mV/ A, from the P-MOSFET current to the CSA output. When the CSA output reaches 1.4V, which is equivalent to 5.7A for the switch current, the OCP comparator is tripped to turn off the P-MOSFET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFET.

Upon detection of overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1. If, on the subsequent cycle, another overcurrent condition is detected, the OC fault counter will be incremented. If there are 17 sequential OC fault detections, the regulator will be shut down under an overcurrent fault condition. An overcurrent fault condition will result in the regulator attempting to restart in a hiccup mode within the delay of four soft-start periods. At the end of the fourth soft-start wait period, the fault counters are reset and soft-start is attempted again. If the overcurrent condition goes away during the delay of four soft-start periods, the output will resume back into regulation point after hiccup mode expires.

Sh or t - Cir cu it Pr ot ect ion

The short-circuit protection SCP comparator monitors the VFB pin voltage for output short-circuit protection. When the VFB is lower than 0.2V, the SCP comparator forces the PWM oscillator frequency to drop to 1/3 of the normal operation value. This comparator is effective during start-up or an output short-circuit event.

PG

During power-up, the open-drain power good output holds low for about 1ms after V_{OUT} reaches the regulation voltage. The PG output also serves as a 1ms delayed the Power Good signal when the pull-up resistor R_1 is installed.

Soft Start-Up

The soft-start-up reduces the inrush current during the start-up. The soft-start block outputs a ramp reference to the input of the error amplifier. This voltage ramp limits the inductor current as well as the output voltage speed so that the output voltage rises in a controlled fashion. When VFB is less than 0.2V at the beginning of the soft-start, the switching frequency is reduced to 1/3 of the nominal value so that the output can start up smoothly at light load condition. During soft-start, the IC operates in the SKIP mode to support pre-biased output condition.

UVLO

When the input voltage is below the undervoltage lockout (UVLO) threshold, the regulator is disabled. To adjust the voltage level of power on and UVLO, use a resistive divider across EN. The input voltage programming resistor R_4 will depend on on the bottom resistor R_5 , as referred to in Figure [38](#page-12-0). The value of R₅ is typically between $10k\Omega$ and $100k\Omega$

FI GURE 3 8 . EXTERNAL RESI STOR DI VI DER

En ab le

The enable (EN) input allows the user to control the turning on or off the regulator for purposes such as power-up sequencing. When the regulator is enabled, there is typically a 600µs delay for waking up the bandgap reference and then the soft-start-up begins. It is recommended that the EN voltage should be kept logic low (less than 400mV), until V_{IN} reaches 2.5V. Refer to Figures [38](#page-12-0) and [39](#page-12-1) for suggested circuit implementation with V_{IN} slew rate.

FI GURE 39. CI RCUI T I MPLEMENTATI ON WITH V_{IN} **SLEW RATE**

Let T equal the rise time of V_{IN} . Select the ratio of R_5 and R4 such that the voltage is 1.4V (minimum enable logic high threshold) when V_{1N} is equal to or greater than 2.5V. Set R₅ between [1](#page-12-2)0k Ω to 100k Ω and use Equation 1 to determine R4:

$$
R_4 = \frac{R_5 \cdot (V_{1N} - 1.4V)}{1.4V}
$$
 (EQ. 1)

Where V_{IN} is greater than or equal to 2.5V.

Then select C such that the equivalent time constant is at least 2x the rise time, T. This will delay the EN voltage enough so that the overall EN voltage is less than 400mV by the time V_{IN} reaches 2.5V. Use Equation [2](#page-12-3) to get C:

$$
C \geq \frac{2 \cdot T}{R_4 \parallel R_5} \tag{EQ.2}
$$

Where T is the rise time of V_{IN}

As an example, let $V_{1N} = 5V$ with rise time, T = 10ms. Then R₄ = 56.2k Ω , R₅ = 71.5k Ω , and C = 0.68 μ F are used to insure that V_{IN} was > 2.5V and the EN voltage was < 400mV.

Disch ar g e Mod e (Sof t - St op)

When a transition to shutdown mode occurs or the VIN UVLO is set, the outputs discharge to GND through an internal 100Ω switch.

Pow er MOSFETs

The power MOSFETs are optimized for best efficiency. The ON-resistance for the P-MOSFET is typically $50 \text{m}\Omega$ and the ON-resistance for the N-MOSFET is typically $50 \text{m}\Omega$

100% Duty Cycle

The ISL8014 features 100% duty cycle operation to maximize the battery life. When the battery voltage drops to a level that the ISL8014 can no longer maintain the regulation at the output, the regulator completely turns on the P-MOSFET. The maximum dropout voltage under the 100% duty-cycle operation is the product of the load current and the ON-resistance of the P-MOSFET.

Th er m al Sh u t - Dow n

The ISL8014 has built-in thermal protection. When the internal temperature reaches $+140^{\circ}$ C, the regulator is completely shut down. As the temperature drops to + 115°C, the ISL8014 resumes operation by stepping through the soft-start.

Ap p licat ion s I n f or m at ion

Output Inductor and Capacitor Selection

To consider steady state and transient operations, ISL8014 typically uses a 1.5µH output inductor. The higher or lower inductor value can be used to optimize the total converter system performance. For example, for higher output voltage 3.3V application, in order to decrease the inductor current ripple and output voltage ripple, the output inductor value can be increased. It is recommended to set the ripple inductor current approximately 30% of the maximum output current for optimized performance. The inductor ripple current can be expressed as shown in Equation [3:](#page-13-2)

$$
\Delta I = \frac{V_O \cdot \left(1 - \frac{V_O}{V_{IN}}\right)}{L \cdot f_S}
$$
 (EQ. 3)

The inductor's saturation current rating needs to be at least larger than the peak current. The ISL8014 protects the typical peak current 6A. The saturation current needs be over 7A for maximum output current application.

ISL8014 uses internal compensation network and the output capacitor value is dependent on the output voltage. The ceramic capacitor is recommended to be X5R or X7R. The recommended X5R or X7R minimum output capacitor values are shown in Table [1](#page-13-1).

TABLE 1. OUTPUT CAPACI TOR VALUE vs V_{OUT}

In Table [1,](#page-13-1) the minimum output capacitor value is given for the different output voltage to make sure that the whole converter system is stable. Additional output capacitance should be added for better performances in applications where high load transient or low output ripple is required. It is recommended to check the system level performance along with the simulation model.

Output Voltage Selection

The output voltage of the regulator can be programmed via an external resistor divider that is used to scale the output voltage relative to the internal reference voltage and feed it back to the inverting input of the error amplifier. Refer to Figure [1.](#page-2-1)

The output voltage programming resistor, R_{3} , will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor is typically between 10k Ω and 100k Ω , as shown in Equation [4](#page-13-0).

$$
R_3 = \frac{R_2 \cdot 0.8V}{V_{OUT} - 0.8V}
$$
 (EQ. 4)

If the output voltage desired is 0.8V, then R_3 is left unpopulated and R_2 is shorted. There is a leakage current from VIN to LX. It is recommended to preload the output with 10µA minimum. For better performance, add 47pF in parallel with R_2 (100k Ω).

Input Capacitor Selection

The main functions for the input capacitor are to provide decoupling of the parasitic inductance and to provide filtering function to prevent the switching current flowing back to the battery rail. Two 22µF X5R or X7R ceramic capacitors are a good starting point for the input capacitor selection.

Rev ision Hist or y

The revision history provided is for inform ational purposes only and is believed to be accurate, but not warranted. Please go to web to m ake sure you have the latest Rev.

Pr od u ct s

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. I ntersil's product fam ilies address power m anagem ent and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families. * For a com plete listing of Applications, Related Docum entation and Related Parts, please see the respective device information page on intersil.com: **ISL8014**

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff FITs are available from our website at http://rel.intersil.com/reports/search.php

> © Copyright Intersil Americas LLC 2007-2009. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

> > For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Package Outline Drawing

L16.4x4

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 6, 02/08

NOTES:

- Dimensions in () for Reference Only. 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal ± 0.05 3.
- between 0.15mm and 0.30mm from the terminal tip. 4. Dimension b applies to the metallized terminal and is measured
- 5. Tiebar shown (if present) is a non-functional feature.
- located within the zone indicated. The pin #1 identifier may be The configuration of the pin #1 identifier is optional, but must be 6. either a mold or mark feature.

