Data Sheet, Rev. 2, July 2004

SIDEC

Smart Integrated Digital Echo Canceller PEF/PEB 20954 HT, Version 1.1 PEF/PEB 20954 E, Version 1.1

Wireline Communications

Never stop thinking.

ABM[®], ACE[®], AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT° , SICAT° , SICOFI° , SIDEC° , $\mathsf{SLICOFI}^\circ$, SMINT° , $\mathsf{SOCRATES}^\circ$, $\mathsf{VINETIC}^\circ$, 10BaseV[®], 10BaseVX[®] are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft[®] is a registered trademark of Microsoft Corporation, Linux[®] of Linus Torvalds, Visio[®] of Visio Corporation, and FrameMaker[®] of Adobe Systems Incorporated.

The information in this document is subject to change without notice.

Edition 2004-07-28 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 7/28/04. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

SIDEC

Table of Contents Page

PEB 20954 PEF 20954

Table of Contents Page

Table of Contents Page

List of Figures Page

List of Figures Page

List of Tables Page

List of Tables Page

1 Introduction

The **S**mart **I**ntegrated **D**igital **E**cho **C**anceller (SIDEC) suppresses echoes in telecommunication networks which might disturb any kind of terrestrial or wireless communication. It incorporates leading edge CMOS technology as well as INFINEON's' many years' experience in Telecommunication ICs.

In communication links reflections resulting in an electrical echo are due to hybrid splits or imperfect terminations in subscribe loops. Acoustical echoes may occur due to poor isolation of microphone and speaker of some telephone system. These electrical and acoustical echoes disturb the quality of the transmission. To ensure high quality, pure data transmission the ITU-T (International Telecommunications Union, Telecommunication Standardization Sector) suggests in the recommendation G.131 the use of echo cancellers. Echo cancellation is extremely desirable for data links with total round trip transmission times of more than 50 ms.

SIDEC Smart Integrated Digital Echo Canceller

Version 1.1

1.1 Key Features

- 2.048 MHz PCM input and output interfaces with selectable u- and A-Law coding according to ITU G.711
- Rapid convergence of patented algorithm at the beginning or during a connection even in the presence of background noise at the near end subscriber
- Echo return loss enhancement of > 30 dB (ERLE)
- Detection of double talk for adaptive convergence control
- Independently controlled voiceband echo cancelling according to ITU G.165 and G.168 for
	- $-$ 32 channels with end echo path delay of less than 63.75 ms
	- $-$ 16 channels with end echo path delay of less than 127.75 ms (usage of two SIDEC in parallel for simultaneous processing of 32 channels is easily possible)

P-LFBGA-160-2

- Smart Non Linear Processor controlled by echoloss, echo path delay and background noise
- Various options for comfort noise injection
- Maskable disabling functions
	- -2100 Hz tone with phase reversal detection
	- 2100 Hz tone without phase reversal detection
	- -2010 Hz continuity check (SS7)
	- $-$ via PCM timeslot 16 Bit a, b, c or d according to ITU G.704
	- $-$ individual channels maskable via Microprocessor Interface, UCC Interface and Serial Interface

- Integrated Universal Control and Communication Interface (UCCI) for signaling highways with direct hardware control for:
	- $-$ disable cancelling
	- $-$ configurable disabling functions
	- $-$ communication between board controllers
- Support of Channel Associated Signaling (CAS) BR transparency (robbed bits) in send path
- Selectable μ to A-Law or A- to μ -Law Conversion on a global or per channel basis
- Configurable idle channel supervision
- Clear channel capability (64 clear) on a per channel basis
- Special evaluation of bit 8 in T1 Modem calls possible (56 clear)
- Serial 256 kbit/s interface to control the functions disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control or combinations of above
- Monitor pins for several internal states
- Switchable global loop from receive output to send input and send output to receive input
- Switchable global attenuation (2.5 dB or 6 dB) at the receive and send output
- Flexible Microprocessor Interface (Intel or Motorola type, Mux and Demux mode) usable for:
	- configuration of parameters such as thresholds and functions on a global basis
	- $-$ Disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control (all functions individually for each channel)
	- support of background tests for disabled or idle timeslots (feeding and reading of test levels)
	- $-$ possibility to read levels, attenuations, internal states, signal values or all coefficients of a selected timeslot
	- $-$ control of the RAM Built In Self Test
- Advanced Integrated Watchdog Timer
- Supervision of the input clocks
- Various clock modes possible for 32.768 MHz and 8.192 MHz
- Boundary Scan according to IEEE 1149.1 Standard
- Power supply: 3.3 V, 5V tolerant inputs
- Typical power dissipation: 900 mW
- Plastic package P-TQFP 144-8, P-LFBGA 160-2
- Temperature range: -40°C 85°C and 0°C 70°C

Ordering Information

Table 1 Ordering Information

Product	Package	Q-Number				
	PEB 20954 HT P-TQFP 144-8 (0°C - 70°C)	Q67003 H9363				
PEF 20954 HT	$P-TOFP 144-8 (-40°C - 85°C)$	Q67003 H9364				
PEB 20954 E	P -LFBGA-160-2 (0 $^{\circ}$ C - 70 $^{\circ}$ C)	Q67003 H9422				
PEF 20954E	P -LFBGA-160-2 (-40 $^{\circ}$ C - 85 $^{\circ}$ C)	Q67003 H9423				

PEB 20954 PEF 20954

Introduction

1.2 Logic Symbol

Figure 1 Logic Symbol of the SIDEC

1.3 Typical Applications

The SIDEC can be used for various applications.

[Figure 2](#page-15-1) to **[Figure 5](#page-18-0)** display typical examples.

Figure 2 SIDEC in a Circuit Emulation Service Carried over ATM

In this interworking unit there are two INFINEON products connected to the SIDEC. The FALC 56 serves as a frame and line interface component whereas the IWE8 PXB 4220 operates as an interworking element.

The delays of networks and the inter working units are usually long. In the application above the SIDEC cancels the echo that is generated by reflection on the near end side and heard by the far end speaker. The SIDEC can cancel end echo paths (SDH or PDH Network on near end side) up to 128 ms. For details see **[Figure 17](#page-55-1)**.

For the set up illustrated in **[Figure 2](#page-15-1)** a application note "Using SIDEC in a Voice over ATM Application" is available.

Figure 3 SIDEC in a Voice over IP Gateway

An emerging market in the telecom industry is "Voice Over IP". Due to the long delay echo cancellation is required. The delay is introduced through packetizing and voice compression. The SIDEC handles different functions in a Voice over IP gateway, such as Voice Detection, Voice Activity Detection, Comfort Noise and A-law u-law conversion regarding G.711.

In a gateway the SIDEC points into the PSTN network as shown in **[Figure 3](#page-16-0)**. The echo itself is generated by the hybrid in the PSTN cloud. Before the voice signal from the POTS gets packetized into ATM, FR or Ethernet cells the echo is being cancelled by the SIDEC.

For a high voice quality in "Voice Over IP" environment echo cancellation is a major requirement.

Figure 4 SIDEC in a Private Branch Exchange (PBX)

SIDEC can be used in a PBX or Central Office (CO) to cancel the echo next to the customer side (near end echo). The echo delay is kept short. The delay for this application is usually less than 64ms and the SIDEC can cancel up to 32 channels.

[Figure 4](#page-17-0) shows a PBX with a T1/E1 interface FALC LH to the CO on the one side. On the other side analog phones are connected.

A possible INFINEON solution with the SICOFI (includes D/A and A/D conversion) and the SLIC (hybrid) to connect the analog phone is shown above.

Figure 5 SIDEC in a Wireless System

Due to voice compression and error correction the one way transmission time for wireless voice signals is typically 90 ms. With 180 ms roundtrip time the 50 ms roundtrip time for echo free transmission is exceeded by at least 130 ms. Hence, the speaker on the mobile phone will hear any kind of echo generated in the hybrid next to the POTS or the acoustical echo of the POTS. The SIDEC suppresses those two kinds of echoes if it is incorporated in the MSC. Depending on the individual call the end echo path can differ dramatically. In Europe the end echo path could even go to different countries causing strong dispersion of the echo. Only a high quality echo canceller with long end path delay options guarantees compensation of the strongly varying echoes.

2 Pin Description

2.1 Pin Diagram

Figure 6 Pin Configuration P-TQFP-144-8

	А	в	C	D	E	F	G	н	J	κ	L	M	N	P
14	NC	CTRL16	RFSPF_N	RFCLKF	RFCLKEX	TMFBO	RO	SO128	NC	RI	TMFBI	IMO	IM1	CS0_N
13	MODE1	CLK32SEL	NC	RFSPN_N	RFLKN	CLK16	SO	RO128	SI	TSIGM	NC	NC	NC	CS1_N
	12 PORES_N	MODE0	VSS	VDD	VSS	VDD	VDD	VDD	VDD	VSS	VDD	VSS	RD_N/ DS_N	WR N/ RW_N^-
11	SYNCO	CLK4O	VDD	VSS	VDD	VSS	VDD	VDD	VSS	VDD	VSS	VDD	ALE	INT_N
10	SDECO	SCLKO	VSS	VDD							VDD	VSS	UPRES	UPRES_N
	CTRL32	NC	VDD	VSS							VSS	VDD	RDY_N	AD ₀
8	CLK32	NC	VDD	VDD							VDD	VDD	AD1	AD ₂
	SDECI	SCLKI	VDD	VDD							VDD	VDD	AD4	AD3
	SYNCI	UCCI	VDD	VSS							VSS	VDD	AD6	AD ₅
5	UCCO	TUCCO_N	VSS	VDD							VDD	VSS	A ₀	AD7
	KSCEN	NC	VDD	VSS	VDD	VSS	VDD	VDD	VSS	VDD	VSS	VDD	A ₂	A ₁
	KSCMOD	NC	VSS	VDD	VSS	VDD	VDD	VDD	VDD	VSS	VDD	VSS	A4	A ₃
	TEST	TDI	TCK	FLEX SCTR	CONV DIS	NLPDIS	CCMON	FLEX MON1	FREEZE MON	DISMON	UPIO1	UPIO3	A ₆	A ₅
	TDO	TMS	TRST	ENCC	FREEZE	DIS	CONV DISMON	FLEX MON ₂	HRES MON	NLP DISMON	UPIO0	UPIO ₂	DISWD_N	UPRESI_N
	в c D Е $\mathsf F$ G $\mathbf H$ J κ $\mathbf L$ M N А P Pin diagram LFBGA160													

Figure 7 Pin Configuration P-LFBGA-160-2(top view)

2.2 Pin Definitions and Functions for the P-TQFP-144-8 package

Table 2 General Pins

Table 3 Synchronization

Table 3 **Synchronization** (cont'd)

Table 3 Synchronization (cont'd)

Table 4 Microprocessor Interface

Table 4 Microprocessor Interface (cont'd)

Table 7 Speech Highways

Table 7 Speech Highways

Table 8 UCC Interface

Table 8 UCC Interface

Table 9 Speech Highway Control Signals for CAS in T1 Systems

Table 10 Channelwise Serial Interface (cont'd)

Table 10 Channelwise Serial Interface (cont'd)

Table 11 Test Interface for Boundary Scan according to IEEE 1149.1

Table 12 Test Interface

Table 12 Test Interface (cont'd)

Note: The Test interface will be used by the manufacturer. For normal operation, this pins should be connected to the recommended fixed value in the table.

Table 13 Power Supply

Table 14 Unused Pins

2.3 Pin Definitions and Functions for the P-LFBGA-160-2 Package

Table 15 General Pins

Table 16 Synchronization

Table 16 **Synchronization** (cont'd)

Table 16 **Synchronization** (cont'd)

Table 17 Microprocessor Interface

Table 17 Microprocessor Interface

Table 19 Processor Watchdog Circuit

Table 20 Speech Highways

Table 20 Speech Highways

Table 21 UCC Interface

Table 23 Channelwise Serial Interface (cont'd)

Table 23 Channelwise Serial Interface (cont'd)

Table 24 Test Interface for Boundary Scan according to IEEE 1149.1

Table 25 Test Interface

Table 25 Test Interface (cont'd)

Note: The Test interface will be used by the manufacturer. For normal operation, this pins should be connected to the recommended fixed value in the table.

Table 26 Power Supply

Table 27	Unused Pins					
Pin No.	Symbol	I/O, PU/PD Function				
A14,B3,B4,B NC 8, B9, C13, L1 3, M13, N13, J 14			Common ground rail			

Table 27 Unused Pins

3 Functional Description

Receive Out Near End with echo path Send In Serial Interface Receive In Send Out PCM Input Interface PCM Output Subtractor **Non Linear** Non Linear **Non Linear** PCM Outp Processor Send Path PCM Input Interface Remote End with far end subscriber Adaptive Echo Estimation Unit Microprocesso Interface Reset and Watchdog Logic Clock
Control UCCI | Watchdog | | Microprocessor | | Control Send Path Receive Path Speech Control RAM JTAG B _{RIST} PCM Output Interface Test (connected to all units) Disabling Logic Functional Block Diagram

3.1 Functional Block Diagram and Description

Figure 8 Block Diagram

The following paragraphs describe the functions of the SIDEC block diagramm shown in **[Figure 8](#page-42-0)**.

3.1.1 Speech Control

The Speech Control analyzes the data from the PCM Input Interfaces and external inputs and supervises the functions of the other system components. As soon as the far end subscriber talks, the Adaptive Echo Estimation Unit is activated by the Speech Control. If the double talk condition is detected or a non speech signal with an adequate echo loss enhancement is identified by the Speech Control, the content of the Adaptive Echo Estimation Unit is frozen. Under specific circumstances a reset of the H-Register

(described in Section **[Figure 3.1.3](#page-43-0)**) of the Adaptive Echo Estimation Unit might be necessary. The H-Register reset signal is also provided by the Speech Control.

3.1.2 Disabling Logic

Upon request of the Speech Control and depending on external inputs the Disabling Logic disables the Non Linear Processor and/or the Subtractor or even the complete Echo Canceller.

If the Speech Control Unit detects, that one of the following conditions is applied to the Echo Canceller, it will disable the device via the Disabling Logic:

- Disabling via 2100 Hz tone without phase reversal
- Disabling via 2100 Hz tone with phase reversal
- Disabling via 2010 Hz continuity check
- Disabling via PCM timeslot 16 Bit a, b, c or d according to ITU G. 704
- Disabling via Idle channel detection.
- Disabling of individual channels via external interfaces (µP, serial and/or UCC interface)

3.1.3 Adaptive Echo Estimation Unit

The Adaptive Echo Estimation Unit contains for each 8 bit signal sampled at 8 kHz memory for 512 / 1024 byte. This is equivalent to 64 / 128 ms end echo path delay. Depending on the end echo path delay of 64 or 128 ms the Adaptive Echo Estimation Unit processes 32 or 16 channels simultaneously, respectively. The corresponding 32 / 16 H-Register for each channel representing the pulse response of the complete echo path are also stored in the Adaptive Echo Estimation Unit. This information simplifies the detection of double speech. A highly sophisticated and patented algorithm guarantees fast and stable convergence even in the presence of near end speech.

The Adaptive Echo Estimation Unit is connected to the Microprocessor Interface in order to configure parameters of the algorithm and to read the content of the H-Register.

3.1.4 PCM Input/Output Interface

Each PCM Input/Output Interface contains a delay element, that is adjustable for max 125 µs delay in 122 ns steps in order to align the corresponding PCM signal to the synchronizing pulse. Unless not bypassed, the delay from Receive In to Receive Out is fixed to one PCM Frame equivalent to 125 µs. The signal Multiframe Begin is delayed accordingly to the send path delay.

Encoder to convert A- or µ-Law PCM signals to linear, and decoder to convert linear PCM signals to A- or μ -Law allow for channelwise Law Conversion (transcoding).

Offset adjustment is implemented at the output of the canceller. The attenuation of 0 dB, 2.5 dB or 6 dB is programmable by a register. The use of this feature requires that the cancelling function for the corresponding timeslot is enabled.

The complete bypassing of individual timeslots and connections from and to the processor interface with the internal canceller is provided for testing of cancelling timeslots.

The least significant bit in the send path can be transmitted transparently to the output if the corresponding external pin TSIGM is activated (CAS bit robbing).

The block PCM Input/Output Interface provides time multiplexing/demultiplexing for 16 or 32 timeslots. (depending on configuration, see section above). In 128 ms echo end path mode the selection of timeslots at the input is assigned as follows:

- Master: Timeslot0,1,2,3, 8,9,10,11,16,17,18,19, 24,25,26,27
- Slave: Timeslot4,5,6,7, 12,13,14,15,20,21,22,23, 28,29,30,31

The PCM Input/Output Interfaces are connected to the Speech Control Unit, Disabling Logic and the Microprocessor Interface.

3.1.5 Subtractor

The subtractor calculates the difference between the signal from the PCM Send In Interface and the artificial echo provided by the Adaptive Echo Estimation Unit. The subtractor is controlled by the Speech Control.

3.1.6 Non Linear Processor

The Non Linear Processor (NLP) limits the residual echo if only far end talk is present. Three programmable functions are available:

- Block echo and background noise.
- Replace echo and background noise by comfort noise with the level of the determined background noise.
- Clip the level of the echo and the background noise to the level of the background noise. (Experiments show that most people prefer this configuration)

The NLP is controlled by the Disabling Logic and Speech Control.

3.1.7 Microprocessor Interface

The Microprocessor Interface can operate in Intel and Motorola Mode. It provides access to the internal configuration, control states and monitor registers.

3.1.8 Universal Control and Communication Interface

The UCC Interface is a serial hardware interface for SIDEC control and supervision by other boards via a Microprocessor. A special feature of the SIDEC-UCC Interface is, that

certain controlling functions like the channelwise disabling or A/µ-Law conversion can be operated directly by the hardware without intervention of the microprocessor. This feature reduces the work load of the processor dramatically.

3.1.9 Watchdog Timer

A Watchdog timer is implemented to reset the on board processor if the software gets stuck in an undefined state as a result of a faulty operation. A reset condition is met if the microprocessor fails to write predefined values to the three watchdog registers in the correct sequence within 2 s. As long as the watchdog is active the SIDEC generates interrupts and/or reset pulses of 125 µs width with a period of 2 s.

3.1.10 Clock Control

The Clock Control supervises and generates all clock signals for proper operation of the ASIC hardware.

3.1.11 JTAG and RAM BIST

The JTAG (Joint Test Application Group) has been implemented according to IEEE 1149.1. A RAM BIST (Random Access Memory Built In Self Test) is also provided.

3.1.12 Test

The Test Unit controls the background test on disabled channels. A built in self test is used for testing internal RAMs. This test can be activated after switching on the supply voltage. The test unit also supervises the Clock Control Unit.

A notebook register allows the check of the µP Interface.

Within the Test Unit the registers for background testing of idling channels are implemented. In this test a pattern is input in the idling channel at Receive in and Send in and evaluated at the Send out port.

During normal operation the Test Unit supervises functions such as read out of levels, internal states and coefficients.

3.2 Description of Functional Features

3.2.1 Channelwise and Global A- and µ**-Law Conversion**

The SIDEC allows channel individual conversion. **[Figure 9](#page-47-0)** depicts the implementation of the different options for the A- to µ- or µ− to A-Law conversion. Depending on the requirements of the application two settings can be configured: Either global or channel individual law conversion.

Global A- to µ− and µ− to A-Law conversion:

If this modus is chosen by setting CONFLAW.CHIND='0' all 32 PCM channels are converted according to the settings of GALAWFE for the far end and GALAWNE for the near end. A '1' in GALAWFE and GALAWNE indicates that A-Law is used for the corresponding end. A '0' indicates usage of µ-Law. The conversion can be disabled channel individually by setting the CHCTRL0-31.CONVDIS = $'1'$ via software. Law decoding/encoding is then carried out according to GCONVDISLAW. To activate the serial control signal and the UCC interface as disabling source for the PCM law conversion the bits CHCTRL0-31.ENPCTRL must be set to '0'.

Channel individual A- to μ - and μ - to A-Law conversion:

For channel individual conversion the user can configure independently for each channel whether A- to μ -, μ - to A- or no Law conversion is selected via setting IALAWNE for the near end and IALAWFE for the far end with the corresponding value for A- or µ-Law. The conversion can be disabled channel individually by setting the CHCTRL0-31.CONVDIS = '1' via software. Law decoding/encoding is then carried out according to CHCTRL0- 31.CONVDISLAW. To activate the serial control signal and the UCC interface as disabling source for the PCM law conversion the bits CHCTRL0-31.ENPCTRL must be set to '0'.

Figure 9 Explanation of Options for A- and µ**-Law Conversion**

3.2.2 Bypass and Disabling Functions

[Figure 10](#page-48-0) depicts the bypass and disabling functions of the SIDEC. They can be configured via UCC, Serial and µP Interface.

Setting NLPDIS ='1' (pin or register setting) leads to bypassing of the Non Linear Processor.

Setting BYPASS = '1' (Serial control signal, UCC or 2100 Hz tone via register settings) results in bypassing the Attenuator in the Receive Path as well as in bypassing the Subtractor, the Non Linear Processor and the Attenuator in the Send Path.

Disabling a channel or the complete canceller will result in a BYPASS function, a H-Register reset and a reset of the Speech Control Unit. A bypassed or disabled channel of the SIDEC can still be converted from A/µ- Law or vice versa.

If a Modem call is detected the user can define what action is related to the detection of a Modem call (2100 Hz with phase reversal or without reversal): bypassing, NLP bypassing, H-Register Reset or combination of the functions.

The 64 Clear mode is activated by bypassing and defining the same Law Conversion at near end and far end. In 64 Clear mode the signal is still passed through the frame alignment.

For testing purposes the canceller can be completly bypassed by setting SBYPASS and RBYPASS.

The Receive out signal can be input directly to the Send In port by setting the RSLOOP ='1'. The Send out signal can be input directly to the Receive in port by setting the SRLOOP ='1'. If both loops are configured only RSLOOP will be enabled in the SIDEC.

Figure 10 Bypass and Disabling Functions of the SIDEC

3.2.3 UCC Interface

The UCC Interface uses a clock frequency of 2048 kHz. The UCC Signal is structured into frames (period 125 µs) consisting of 32 channels (period 3.9 µs) and a multiframe consisting of 32 frames (period 4 ms). The multiframe is synchronized with the SYNCI Input pulse. The SIDEC reads and writes (tristate controlled) only the channels 0 of the frames. The 32 channels 0 of each multiframe are used to control and supervise the associated PCM channels. UCC Frame 0 corresponds to PCM channel 0, UCC Frame 1 corresponds to PCM channel 1, This relation is depicted in **[Figure 11](#page-49-0)**. It is also possible to use one special UCC-Frame for a general purpose. With the registers UCCMFR, UCCALIGN and PHALIGN[7:6] the UCC channel 0 of frame 0 can be shifted to any channel and frame. Hence, up to 32 different devices can be connected in parallel to the UCC Interface.

The output signal UCCO is always in phase with the UCCI input signal.

4 Operational Description

4.1 Pin Connection Diagram for SIDEC

[Figure 12](#page-50-0) illustrates an example for the pin connection of the SIDEC to an E1/T1 IC and to an interworking element IC.

The SIDEC is used to cancel the echo on the side of the FALC 56 which is the near end in this case. There are two INFINEON products in this Inter working unit connected to the SIDEC. The FALC serves as a frame and line interface component whereas the IWE8 PEB 4220 operates as an interworking element. For multiframe alignment in the IWE8, FRMFBX must have a correct timing relation to FRDATX. For this purpose the SIDEC adjusts the delay from the TMFBI input to the TMFBO output to the delay of the SI input to the SO output. For the support of the CAS-BR transparency the SIDEC passes the robbed bits that are indicated by the FALC via the TSIGM input directly through to the SO output by overwriting the computed value of the robbed bit with the value of the SI input.

Figure 12 Internet Working Unit: SIDEC between a FALC and IWE8

4.2 Synchronization and Clock Modes

The SIDEC can be connected in different synchronization and clock modes. These modes can be used for several applications.

Basically there are two clock modes, slave and master clock mode (not to be mixed up with 128 ms master and slave mode). The internal clock system in master clock mode is automatically synchronized to the system clock by using an external 32.768 MHz VCO or by generating and deriving the system clock at output pin SCLKO directly from the CLK32 input. SIDEC in master clock mode provides a synchronization pulse at pin SDECO. This pulse can be used by a SIDEC in slave clock mode to synchronize its internal clock system to the system clock without the needs for additional external VCO.

Examples for this mode are the 128 ms delay application and the multiple SIDEC application, see also **[Figure 17](#page-55-0)** and **[Figure 18](#page-56-0)**.

CLK4O is 4.096 MHz system clock output for subsequent circuits, derived from SCLKI.

Figure 13 Master Clock Mode, ext. 32.768 MHz, no SDECI Clock

In **[Figure 13](#page-51-0)** the system clock is reconnected from SCLKO to SCLKI in order to properly process the PCM signals. The system clock at pin SCLKO can also be provided for other devices. The SDECI pin is not connected in the master clock mode. A 32.768 MHz clock has to be provided by an external clock oscillator or other clock source on the system.

Figure 14 Master Clock Mode with External 8.192 MHz Clock

In the master clock mode with 8.192 MHz clock (**[Figure 14](#page-52-0)**), the 32.768 MHz operating clock is supplied by the VCO. The SIDEC provides a controlling voltage for the VCO in order to synchronize the CLK32 to the system clock SCLKI.

SDECI is not connected and the SDECO can be connected to other SIDECs.

Figure 15 Slave Clock Mode with External 8.192 MHz and 32.768 MHz

In the slave clock mode the 8.192 MHz and the 32.768 MHz clock have to be synchronous and phase aligned (e.g. SCLKI has been derived from CLK32 by some external device). There is no internal synchronization between SCLKI and CLK32. SDECI is needed for correct phase alignment of SCLKI to the internal system clock.

CLK4O is a 4.096 MHz system clock output for subsequent circuits, derived from SCLKI

Figure 16 Reference Clock Mode with 2.048 MHz

In this mode a 2.048 MHz system clock is provided at either the RFCLKF, RFCLKN or the RFCLKEX pin. The VCXO and VCO supply the operating clocks for the SIDEC. SDECO can be connected to slave. The feedback from SCLKO to SCLKI in order to generate a control voltage for the 32 MHz VCO makes only sense if SCLKO is derived from CLK16. The SDECI initializes the counter.

Figure 17 128 ms Delay Mode

The pin connection of a 128 ms master and slave SIDEC is shown in **[Figure 17](#page-55-0)**. The SI and RI is supplied to both SIDECs. The RO and SO is provided by the master. The RO128 and SO128 signals are used to multiplex the 128 ms slave data into the PCM data stream outputs of the master.

Figure 18 Multiple SIDEC

In multiple SIDEC mode the output SDECO of the clock master SIDEC is used to synchronize clock slave SIDECs to the system clock. In this application multiple E1/T1 lines can be echo cancelled, one E1/T1 line per SIDEC. Leave the SDECI of the master SIDEC open or connect it to ground V_{DD} .

4.2.1 PCM Signal Timing and Frame Alignment

The SIDEC requires the MSB (bit7) first and the LSB (bit0) last as input.

PEB 20954 PEF 20954

Operational Description

Figure 19 PCM Signal Timing and Frame Alignment

Note: Above values are examples only. PCM frame alignment with respect to the first detection of an active SYNCI (or SYNCO: If no SYNCI is applied, SYNCO takes over the part and role of SYNCI) with the falling edge of SCLKI can be configured by writing to the

registers RIALIGN, SIALIGN an SOALIGN. For finer adjustments, the valid bit phase of the PCM signals at the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the register PHALIGN. The configured frame and bit phase alignment always denotes the beginning of the ideal bit phase (no signal delay) at the falling edge of SCLKI.

PCM inputs are always sampled with the falling edge of SCLKI at the beginning of bit phase 2, outputs are clocked with the falling edge of SCLKI at the beginning of bit phase 0. Unless not bypased the PCM output RO has a fixed delay of one PCM frame (125 µs) with respect to RI.

Figure 20 Delay of PCM Signals

[Figure 21](#page-58-0) illustrates the synchronization of the 2048 kBit/s PCM and UCC signal for a low active SYNCI signal with respect to the internal 8192 kHz SCLKI signal. If SYNCI is sampled with the falling edge of SCLKI (CONFCC.SSCLKEDGE='0') this edge is the synchronization point for PCM and UCC signals. If SYNCI is sampled with the rising edge of SCLKI (CONFCC.SSCLKEDGE='1') the next falling SCLKI edge is the synchronization point for PCM and UCC signals. The SYNCO signal may only be used instead of the SYNCI signal if the UCC Interface is not used

Figure 21 PCM and UCC Signal synhcronization to SCLKI and SYNCI

4.2.2 Timing of SYNCI and SYNCO

[Figure 22](#page-59-0) shows the timing of the synchronization pulses for different configurations.

Note: The duration of SYNCO pulse can be configured by register CONFCC.SYNCODUR to either one or two SCLKI (8.192 MHz) periods.

SCLKI Lock-in at 0° CLK32 internal 8Mhz clock CTRL32 Lock-in at 90° CLK32 \blacksquare \top internal 8Mhz clock CTRL32 Lock-in at 180° CLK32 internal 8Mhz clock CTRL32 Clock Timing within External VCO Capture Range

4.2.3 Clock Timing within External VCO Capture Range

Figure 23 Clock Timing within External VCO Capture Range

In case a 32.768 MHz clock has to be generated and synchronized to the system clock at SCLKI, the signal at pin CTRL32 can be used to control an external VCO. The output at CTRL32 is the signal at SCLKI that is internally 'xored' with an internal 8.192 MHz clock that is derived from the signal pin CLK32 by division by 4. For proper operation of the SIDEC the system clock SCLKI and the internal 8.192 MHz clock must lock in within the capture range from 0° to 180°. CTRL32 can be inverted by bit CONFCC.INVCTRL32 for use of VCOs that increase the frequency with falling voltage.

The internal 8.192 MHz clock can be monitored at pin SCLKO with a delay of three CLK32 periods plus internal signal delay if pin CLK32SEL is set to logic '1'.

Figure 24 Serial Interface (Controlling and Monitoring) Timing

Figure 25 UCC Interface Signal Timing and Frame Alignment

Note: Above values are examples only. For the use of the UCC Interface a SYNCI signal with a period of 4 ms (equivalent to one multiframe) must be applied to the SIDEC. UCC frame and multiframe alignment with respect to the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the registers UCCALIGN

and UCCMFR. For finer adjustments, the valid bit phase of the UCC signals at the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the two MSBs of register PHALIGN.

The configured frame and bit phase alignment always denotes the beginning of the ideal bit phase (no signal delay) at the falling edge of SCLKI. If SYNCI is sampled with the falling edge of SCLKI (CONFCC.SSCLKEDGE='0') this edge is the synchronization point for PCM and UCC signals. If SYNCI is sampled with the rising edge of SCLKI (CONFCC.SSCLKEDGE='1') the next falling SCLKI edge is the synchronization point for PCM and UCC signals. This behavior is identical to the PCM signal behavior and illustrated in **[Figure 21](#page-58-0)** in **[Chapter 4.2.1](#page-56-1)**

UCC inputs are always sampled with the falling edge of SCLKI at the beginning of bit phase 2, UCCO and TUCCO are clocked out with the falling edge of SCLKI at the beginning of bit phase 0. The value of register UCCMFR denotes the frame number of the next complete frame that starts with phase 0, bit 7, channel 0 **after** the first detection of an active SYNCI with the falling edge of SCLKI (see figure below).

Figure 26 Special Cases for Multiframe Alignment and Timing Characteristics

4.2.6 Speech Highway Control Signals for CAS in T1 Systems

Figure 27 Timing of Supporting signals for CAS-BR Applications

4.2.7 Microprocessor Interface

The SIDEC Microprocessor Interface supports both, Intel and Motorola mode. In each mode the address can be provided either through the multiplexed address/data or a parallel address bus. In multiplexed mode the address is always sampled with the falling edge of the address latch enable signal on the lower 7 bits of the multiplexed address/ data bus. hence, adresses from 00H to 7FH are possible.

Read and write access in Intel mode is controlled by the assigned read and write signals. In Motorola mode it is provided by the data strobe and read/write signal.

The chip select signal is internally simply 'ored' with the read and write signal in Intel mode and with the data strobe signal in Motorola mode, thus enabling register access through chip select controlled Microprocessor cycles.

For fast processors there is also a ready/acknowledgment signal provided in order to eliminate the need for processor configured wait state insertion.

To write a value in a write protected register the value 95H needs to be written in the register Write Protection.

4.3 Operational functions overview

4.3.1 Adaptive filter function

The adaptive filtering algorithm implemented in the SIDEC is some derivative form of the normalized LMS (least mean square) adaptive algorithm that utilizes an adaptive step range.

4.3.2 Filter

The SIDEC filter consist of a full-tapped 511 step transversal filter that can be limited to shorter impulse responses/echo delays for increased quality.

The filter coefficients can be fully monitored through the P-Interface.

4.3.3 Filter coefficient adaptation

Other than with ordinary LMS algorithms the SIDEC the filter coefficients (H-register) do not get updated directly with a fixed update step size, but instead the patented adaptive algorithm of the SIDEC utilizes so called auxiliary coefficients that adaptively control the update step size of (main) coefficients. This yields a much more stable operation and allows for the implementation of an additional fast convergence (turbo) mode that results in rapid convergence even in the presence of double talk.

Please note that turbo mode is a status that is individual for each single coefficient. The turbo mode indicator (monitor) only shows that at least one coefficient update works in turbo mode.

4.3.4 Stability / divergence protection

4.3.4.1 Coefficient damping

A configurable damping feature of main and auxiliary coefficients increases the algorithmical stability even further, thus preventing possible divergence even in difficult situation.

4.3.4.2 Auxiliary coefficient supervision

In order to prevent misadaptation or sudden divergence the auxiliary coefficients can be monitored for conspicuous patterns and the main filter adaptation limited to smaller step sizes.

4.3.4.3 Sinusoidal (non-voice) signal protection

In order to prevent possible divergence or misadaptation due to the presence of a (dominant) periodical signal (an unfortunate vulnerability inherent to all LMS algorithms) a flexible non-voice detector is built in to SIDEC.

4.3.4.4 Overcompensation protection

SIDEC can detect if it produces more echo than it receives and control the adaptive algorithm accordingly.

4.3.4.5 Low frequency RI superimposing

Low frequency (sawtooth) or DC components can be superimposed to the receive in signal in order to increase the stability or even the adaptability to certain waveforms. This is a legacy feature and no longer needed for the adaptive step range algorithm.

4.3.5 Non linear processing

SIDEC has a unique highly confiogurable and flexible non linear processing capability that is highly integrated with adaptive filter functionality in order to suppress any noticeable residual echo in the case of no near end voice activity.

4.3.5.1 Background noise measurement

A quite elaborate and configurable function constantly monitors the near end background noise level.

4.3.5.2 Background noise insertion

SIDEC implements the ITU required NLP noise insertion settings plus one additional subjectively superior noise function with configurable adaptive signal levels.

In ITU comfort noise mode SIDEC inserts a white noise with a constant amplitude and sign generated by a PN-generator.

In the SIDEC unique subjective mode, SIDEC simply limits the outgoing SO signal to an amplitude defined by the adaptive background noise level.

4.3.5.3 NLP control

The NLP activation (background noise insertion instead of echo compensated near end signal) of the SIDEC is controlled through sophisticated functions by several conditions that are tightly coupled with the adaptive filtering function and double talk conditions. The user can control these functions through a multitude of configuration settings.

4.3.6 Double talk detection

SIDEC features a configurable multi-step double talk detection that is needed by several other functions of the device.

4.3.7 Voice activity detection

SIDEC can detect far and near end signal activity for controlling of the echo cancelling functionality.

4.3.8 Offset compensation

For optimization of the adaptive filter algorithm SIDEC removes DC components from the SO signal. This offset-compensation function is also applied to the SI-signal to ensure AC only level measurement.

4.3.9 Disable tone detection functions

SIDEC can be configured to several operational states on the detection of the following "disable" tone signals:

- 2100 Hz (G.164)
- 2100 Hz with phase reversal (G.165)
- 2000 Hz (SS7 continuity check tone)

All of the detectors for the above signal forms can be configured to the special needs of the implemented telecommunications system.

4.3.10 Other disable event detection functions

- Idle pattern detection (ITU confirming and flexibly configurable)
- TS16 evaluation (in E1 system)
- External serial signal (FLEXCTRL)
- Direct register control through the P-Interface.

4.4 Operational functions configuration

This sections shows you the correlation of the different SIDEC configuration registers settings with the SIDEC operational functions and the effect of the settings on these functions.

For further explanation or the exact values please refer to the detailed register description.

4.4.1 Adaptive filter function

The following tables give some more insight on the configuration options of the adaptive filters.

4.4.1.1 Filter

Table 28 Filter Parameter

The transversal filter can be modified in length (amount of taps) and maximum coefficient value / granularity.

ACONF.EMAF set to 1 results in an additional attenuation of the artificial by 6 dB, thus the values of the coefficients are in bigger and the echo filter model more accurate.

4.4.1.2 Filter coefficient Adaptation Speed

Table 29 Filter coefficient adaptation speed adjustment

Register	Addr.	Value	Mod.	Effect
AFSTC	71H	ACSPT	Up	decrease damping effect on aux. coef., convergence speed "Up", stability "Down"
			Down	increase damping effect on aux. coef., convergence speed "Down", stability "Up"
		CSPT	Up	decrease damping effect on main coef., convergence speed "Up", stability "Down"

Table 29 Filter coefficient adaptation speed adjustment (cont'd)

Modification of the AFSTC has some dramatic effect on stability and convergence speed, be careful with those settings.

Modification of the turbo threshold is not as severe and a good means for algorithm finetuning.

The lower the turbo threshold the faster the turbo mode for the affected coefficient will be activated resulting in faster convergence.

4.4.1.3 Stability / divergence protection

For stability please see also the previous paragraph

Table 30 Coefficient damping

Table 31 Auxiliary coefficient supervision

Table 31 Auxiliary coefficient supervision (cont'd)

AACSC modifications mainly prevent misadaptation and divergence on periodical signals. The effect is not very strong but noticeable. Be careful not to unnecessarily activate the feature, since its effect on other functions has not been elaborately evaluated. The strongest setting for the AACSC register would be 84H and should be avoided. For fine-tuning play with the turbo-threshold. Lowering the turbo-threshold might increase convergence speed and stability if the auxiliary coefficient supervision feature is activated.

Table 32 Sinusoidal (non-voice) signal protection

VDFCTRL defines the effects on the detection of a non-voice event. For stability reasons the adaptive algorithm should be frozen (VDFCTRL. VDFRELEN), when the echo attenuation reaches the specified level in VDFCTRL.VDFREL. Unfortunately this might lead to a locking of the adaptive algorithm, if the SIDEC has adapted to a periodical signal and the periodical signal changes it's frequency, or if the SIDEC has momentarily misadapted to a periodical signal and the H-registers are frozen due to the reaching of the specified attenuation level and the presence of the periodical signal. In order to prevent this situation it is recommended to let the attenuation meters adapt slowly by modifying the ADAPTFAST and ADAPTSLOW values of the CONFSCU1 register and to set VDFCTRL. VDFREL to a high value in order to give the canceller the chance to converge better sufficiently well before getting frozen.

The AVDDI, AVDHG and AVDCI registers define the sensitivity and speed with which periodical signals are detected. Detection intervals longer than 64ms are not recommended in 128 ms mode in order to keep the H-register stable on sinusoidal signals. Be careful with sensitivity settings that are too aggressive since this might jeopardize your convergence speed and ERLE.

Table 33 Overcompensation protection

SIDEC detects an overcompensation if the level of the supposedly echocancelled output signal SO is higher than the SI input signal level by an through CONFSCU4.SIADD configured amount for a sufficiently long period that can be configured through CONFSCU4.OCIND and CONFSCU4.OCDEC.

In case an overcompensation the effect can be configured with CONFSCU4. OCAMRES or CONFSCU4.OCHRES.

Low frequency RI superimposing

Former implementations of the LMS algorithm without adaptive step ranging required superimposing of some low frequency components in the RI signals in order to limit the canceller degree of freedom in adapting to the end echo path, which resembles a bandpass filter.

With the introduction of the new adaptive step range algorithm this feature is no longer needed but still offered for legacy reasons. Please refer to the register description of the ASTOC register for details. It is recommended to keep this registers at it's default value 00H (feature disabled).

4.4.2 Non linear processing

The following tables will give some hint on the configuration of the non linear processor.

Table 34 Background noise measurement

The final resulting inserted comfort noise level can be configured mainly by modifying the value CONFSCU7.NOISEINC.

Please keep in mind that ITU comfort noise will generate a constant amplitude signal, thus the inserted noise level will be generally 3dB higher than the measured level, it is recommended to set CONFSCU7.NOISEINC to 2H (-3dB) to compensate for this behavior.

In subjective mode the SO amplitude will simply be limited to the measured background noise level, in this case the measured level should be increased by 6dB (CONFSCU7.NOISEINC = 8H), which produced the subjectively best background noise signal. Please note that in this case the measured background noise level at the SO output heavily depends on the noise signal form that is inserted at SI.

CONFSCU7.BNINC and CONFSCU7.BNDEC can be modified for fine-tuning of the BN measurement. Any change has only little effect.

CONFSCU8. BNMAXSL and CONFSCU8. BNMAXRL only limit the range of the SI(SO) and RI signal levels for which background noise level measurement is enabled. If for example the level louder signal of SI or SO is higher than CONFSCU8. BNMAXSL the

current signal is not considered to being a background noise and the background noise level measurement will be switched off.

CONFSCU8. BNMAXRL behaves the same way for the RI signal and may be lowered in order to reduce the effect of residual echo on the quality of the BN measurement.

Table 35 Background noise insertion

Please see also the previous paragraph for details.

The above table shows what kind of signal can be configured to be inserted at SO in the case of NLP activation.

5 Register Description

5.1 Detailed Register Description

In the following section the meaning and addresses of the registers of the SIDEC are described, The addresses and reset values are given in Hex-Code indicated by a subsequent capital H. A number '**0**' or '**1**' written in bold type denotes the reset value of the corresponding bit.

To write a value in a write protected register the value 95H needs to be written in the register Write Protection.

5.1.1 Register Map

The following table lists all registers. The table displays the register name, the abbreviation, the reset value, the read/write mode and the page number with the detailed description. The registers are sorted by addresses.

5.1.2 Read-Write-Register

NOTEBOOK[7:0] (Addr.: 00H): **Notebook,** write protected, Reset value = 00H

NOTEBOOK[7:0] Read/Write register for testing of the µP interface, content without effect, write protected

UPIO[7:0] (Addr.: 05H): µ**P**-**I**/**O**-Pin extension, Reset value = 0FH

RAMBIST[5:0] (Addr.: 0AH): **RAM BIST,** write protected, Reset value = 00H

RUNBIST '1': set by µP: activates RAMBIST and signals running RAMBIST '**0**': set by hardware: signals that RAMBIST is finished (not running),

the value RESULT is valid, if the RAMBIST was activated before

- CUFAIL '1': RAMBIST of central unit failed, i.e. a RAM error was detected '**0**': RAMBIST of central unit succesful: no error in RAM
- AFI3FAIL '1': RAMBIST of adaptive filter unit 3 failed, i.e. a RAM error was detected
	- '**0**': RAMBIST of adaptive filter unit 3 succesful: no error in RAM
- AFI2FAIL '1': RAMBIST of adaptive filter unit 2 failed, i.e. a RAM error was detected
	- '**0**': RAMBIST of adaptive filter unit 2 succesful: no error in RAM
- AFI1FAIL '1': RAMBIST of adaptive filter unit 1 failed, i.e. a RAM error was detected
	- '**0**': RAMBIST of adaptive filter unit 1 succesful: no error in RAM
- AFI0FAIL '1': RAMBIST of adaptive filter unit 0 failed, i.e. a RAM error was detected
	- '**0**': RAMBIST of adaptive filter unit 0 succesful: no error in RAM

The bits CUFAIL, AFI3FAIL, AFI2FAIL,AFI1FAIL and AFI0FAIL are read only.

5.1.3 Write Register

All Write Registers are Write Only Registers and cannot be read out.

CTRLTSMON[6:0] (Addr.: 2FH): **C**on**tr**o**l** of **TS** to be **mon**itored, Reset value = 00H

If MVAL = '1' the Monitor Read Registers are filled with the values of timeslot MCH[4:0] as soon as this timeslot is processed. The availibility of the monitored values in the Monitor Read Registers is indicated by setting the bit IRREQ.TSM and STATUS.TSM.

WP[7:0] (Addr.: 01H) **W**rite **P**rotection, Reset Value 'protected'= NOT 95H

WP[7:0] Write access to the write protected configuration registers is released by writing the value 95H to this register. The write protection is activated by writing any other value.

IRMASK[6:0] (Addr.: 07H) **I**nter**r**upt **Mask**, Reset Value = 7FH

If an interrupt source is masked the information is shown in the STATUS register but not in the IRREQ register. Masking and unmasking does not affect the interrupt source. A new interrupt will be generated after masking and unmasking, if interrupt source is active (as indicated in STATUS register).

WDG1[7:0] (Addr.: 02H) **W**atch**d**o**g 1**

WDG1[7:0] For watchdog test: Must bewritten with the defined value AAH as the first of the three watchdog registers within 2 seconds

WDG2[7:0] (Addr.: 03H) **W**atch**d**o**g 2**

WDG2[7:0] For watchdog test: Must be written with the defined value 99H as the second of the three watchdog registers within 2 seconds

WDG3[7:0] (Addr.: 04H) **W**atch**d**o**g 3**

WDG3[7:0] For watchdog test: Must be written with the defined value 1DH as the last of the three watchdog registers within 2 seconds

PCMCTRL[3:0] (Addr.: 06H) **PCM** Bypass and loop **C**on**tr**o**l**, write protected, Reset value $= 00H$

Note: If SRLOOP='1' and RSLOOP='1' only RSLOOP becomes active.

CONFPCM[7:0] (Addr.: 30H): Global **Conf**iguration of **PCM** outputs, write protected, Reset value $= 03H$

canceller en/disable

CONFLAW[3:0] (Addr.: 3FH): Global **conf**iguration of PCM encoding **law**, write protected, Reset value = 00H

For explanation of A/µ-Law Conversion functions see also **[Figure 10](#page-48-0)**.

if CHIND = $'0'$ and CONVDIS = $'0'$

'**0**': µ-Law PCM encoding at far end side (RI and SO)

if CHIND = $'0'$ and CONVDIS = $'0'$

*Note: In the case of no A-/µ-Law conversion (same law at near and far end side) the PCM encoding law can temporarily be changed by any conversion disabling source (μ P, UCC FX-Bit or serial control signal) if GCONVDISLAW is different from GALAWNE/ GALAWFE.

CHCTRL0-31[7:0] (Addr.: 40H-5FH): Individual **ch**annel **c**on**tr**o**l**, write protected, Reset value $=$ 00H

The upper three bits ICONVDISLAW, IALAWNE and IALAWFE are only enabled if CONFLAW.CHIND = '1'. For explanation of law conversion see also **[Figure 10](#page-48-0)**.

- '**0**': Possible PCM Law conversion is enabled if Bit $ENPCTRL = '1'$, Law conversion on/off depends on other hardware sources (serial control signals, UCC) if ENPCTRL = '0'.
- FREEZE ^{'1':} The H-register of the corresponding channel are frozen
	- '**0**': The freezing of the H-Register for the corresponding channel depends on the internal control of the speech control unit only if ENPCTRL = '1', Freezing of H-Registers for the corresponding channel also depends on other hardware sources (serial control signals) if ENPCTRL = '0'.

NLPDIS '1': The NLP of the corresponding channel is bypassed

- '**0**': The bypass of the NLP for the corresponding channel depends on the internal control of the speech control unit only if $ENPCTRL = '1'$, The bypassing of the NLP for the corresponding channel also depends on other hardware sources (serial control signals) if ENPCTRL = '0'.
- DISABLE '1': The entire echo canceling path (subtractor, NLP, attenuator in send and receive path) of the corresponding channel is bypassed and the H-Register and Speech Control Unit are reset.
	- '**0**': The disabling (bypass) of the entire canceler for the corresponding channel depends on the internal control of the speech control unit only if $ENPCTRL = '1'$, The disabling (bypass) of the entire canceler for the corresponding channel also depends on other hardware sources if $ENPCTRL = '0'.$
- ENPCTRL '1': Only the settings of the bits CONVDIS, FREEZE, NLPDIS, DISABLE are valid for the corresponding channel. All other hardware control sources (serial control signals, UCC, TS16, IDLE detection) for the corresponding channel are disabled.
	- '**0**': The settings of the bits CONVDIS, FREEZE, NLPDIS, DISABLE for the corresponding channel are 'ored' with other hardware control sources (serial control signals, UCC, TS16, IDLE detection).

*Note: In the case of no A-/µ-Law conversion (same Law at near and far end side) the PCM encoding law can temporarily be changed by any conversion disabling source $(\mu P, \mu P)$ UCC FX-Bit or serial control signal) if ICONVDISLAW is different from IALAWNE/ IALAWFE

SCMASK[5:0] (Addr.: 6BH): **S**erial **C**ontrol Interface **Mask**, write protected, Reset value $=$ 3FH

This register is for masking of external pins of the Serial Interface. The effect of this register depends also on the value of CHCTRL0..31.ENPCTRL.

CONFFLEXSCTR[5:0] (Addr.: 6CH): **Conf**iguration of the **flex**ible **s**erial **c**on**tr**ol signal, write protected, Reset value = 00H

This register determines the function of pin FLEXSCTR if bit SCMASK.FLEXSCTRMASK = '0'

CONFFLEXUCC[5:0] (Addr.: 6DH): **Conf**iguration of the **flex**ible **UCC** control bit (FX-Bit), write protected, Reset value = 00H

This register determines the function of the FX-Bit of the UCC signal. The FX bit is defined in register CONUCC.SELFX.

Note: Clear channel (64 clear) control by the FX-Bit can be enabled by setting this register to "xx1xxxx1"

CONFFLEXMON[7:0] (Addr.: 6FH): **Conf**iguration of **Flex**ible **Mon**itor Signals, Reset value $=$ FEH

The bits CONFFLEXMON1[3:0] and CONFFLEXMON2[3:0] configure the serial control signals FLEXMON1 and FLEXMON2, respectively.

CONFFLEXMON1[3:0] / CONFFLEXMON2[3:0]

Configuration of the flexible monitor output signal at pin FLEXMON1/ FLEXMON2

- "0000": Idle channel detected is monitored at pin FLEXMON1 / FLEXMON2
- "0001": 2010 Hz speech protection: first level reached (bypass of entire canceller) is monitored at pin FLEXMON1 / FLEXMON2
- "0010": 2010 Hz speech protection: second level reached (H-Register reset) is monitored at pin FLEXMON1
- "0011": 2010 Hz (SS Nr.7) detected but without speech protection is monitored at pin FLEXMON1 / FLEXMON2
- "0100": Convergence stability protection for non-speech signals active is monitored at pin FLEXMON1 / FLEXMON2
- "0101": Fast convergence mode active is monitored at pin FLEXMON1 / FLEXMON2
- "0110": Near end subscriber is louder than the far end subscriber (true double talk) is monitored at pin FLEXMON1 / FLEXMON2
- "0111": Subtractor bypassed because ERL > value of BYPTHL[4:0] is monitored at pin FLEXMON1 / FLEXMON2
- "1000": 2100 Hz with phase shift and speech protection detected is monitored at pin FLEXMON1 / FLEXMON2
- "1001": 2100 Hz detected with speech protection is monitored at pin FLEXMON1 / FLEXMON2
- "1010": 2100 Hz detected but without speech protection is monitored at pin FLEXMON1 / FLEXMON2
- "1011": "No-voice" detected is monitored at pin FLEXMON1 / FLEXMON2
- "1100": RITESTDATA in channel selected by register ATE (2 MHz stream valid only in selected test channel otherwise all zeros) is monitored at pin FLEXMON1 / FLEXMON2
- "1101": SITESTDATA in channel selected by register ATE (2 MHz stream valid only in selected test channel otherwise all zeros) is monitored at pin FLEXMON1 / FLEXMON2
- "1110": Far end speech exceeds level configured in CONFSCU3.MINLEV and background noise is monitored at pin FLEXMON1 /FLEXMON2

"1111": Near end speech exceeds level configured in CONFSCU3.MINLEV and background noise and estimated echo level is monitored at pin FLEXMON1 /FLEXMON2

CONFIDLE[5:0] (Addr.: 32H): **Conf**iguration of **IDLE** Detection, write protected, Reset value = 1DH

For idle detection the Receive In or Send In input pattern is compared either with itself or with a maskable configurable pattern of Register IDLEPATTERN. An idle channel can be indicated in MONSTAT2.MIDLE. An idle channel can also be displayed at pins FLEXMON1 or FLEXMON2.

IDLEMASK[7:0] (Addr.: 33H): **IDLE** detection bit compare **MASK**,write protected, Reset value $= 00H$

IDLEMASK [7:0] '1': The corresponding bit is ignored for pattern comparison '**0**': normal operation (bit comparison enabled)

IDLEPATTERN[7:0] (Addr.: 34H): **Idlepattern**, write protected, Reset value = 55H

The reset value corresponds to a level minus infinity for A-Law encoding IDLEPATTERN [7:0] IDLE Pattern for comparison with the receive values if CONFIDLE.IDLEMODE = '0'

CONFTS16[5:0] (Addr.: 31H) **Conf**iguration of **TS16** CAS Evaluation for E1 frames, write protected, Reset value = 12H

CONFUCC[6:0] (Addr.: 60H): **Conf**iguration of **UCC** Interface, write protected, Reset value $=$ 00H

the performance of the software and is unpredictable! '**0**': normal operation

Note: In 128 ms mode the DIS-Bit and the FX-Bit are only evaluated in the 16 processed channels.

UCCMFR[4:0] (Addr.: 61H): **UCC M**ulti**fr**ame Alignment, write protected,

Reset value $=$ 00H

UCCMFR[4:0] Denotes the UCC frame number for the next complete UCC frame (beginning with bit 7, phase 0, channel 0) after the first detection of an active SYNCI impulse with the falling edge of SCLKI (UCC frame alignment is configured by register UCCALIGN). For explanation see also **[Figure 25](#page-62-0)** and **[Figure 26](#page-64-0)**.

UCCFRS[6:0] (Addr.: 62H): Selection of the special **UCC** Frame **FRS**, write protected, Reset value = 00H

'**0**': disables the output of all frames at UCCO and the activation of TUCCO for all frames in 128 ms mode if the number does not correspond to one of the 16 processed channels.* UCCFRS[4:0] Denotes the frame number of the special UCC frame FRS.

*Caution: The activation of the bit 128FRSEN is solely intended for a configuration where only one SIDEC in 128 ms mode is used for one PCM30 interface processing only 16 channels. If two SIDECs in 128 ms master and slave mode are used in parallel for one PCM interface the activation of this bit could result in severe damage of the external driver at the UCCO bus.

WRUCC[5:0] (Addr.: 63H): **W**rite/**R**ead **UCC**I, Reset value = 00H

WRORAM '1': Write access: the byte stored in register DORAM is written to the UCC output RAM (ORAM) at UCC frame number ARAM [4:0].

'**0**': read access: the byte stored in the UCC input RAM (IRAM) at UCC frame number ARAM [4:0] is copied to register DIRAM. Data can be read after 8 CLK32 cycles.

ARAM [4:0] Value corresponds to the ORAM or IRAM address where data is written to or read from

DORAM[7:0] (Addr.: 64H): **D**ata **O**utput **RAM**, Reset value = 00H

DORAM [7:0] Data to be written to the ORAM at address WRUCC. ARAM [4:0]

IMASKFRS[7:0] (Addr.: 65H): **I**nterrupt **Mask** for the special UCC frame **FRS**,

Reset value $= 00H$

IMASKFRS[7:0] Each activated (set to '1') mask bit prevents the generation of an UCC interrupt at a change of the corresponding bit in FRS.

Note: In 128 ms mode the change of an unmasked bit generates an interrupt condition only if the frame number of the special UCC frame corresponds to one of the 16 processed channels or bit UCCFRS.128FRSEN is set to '1'.

IMASKFRN[7:0] (Addr.: 66H): **I**nterrupt **Mask** for channel individual UCC frames (**FRN**), Reset value $= 00H$

IMASKFRN[7:0] Each activated (set to '1') mask bit prevents the generation of an UCC interrupt at a change of the corresponding bit in any channel individual UCC frame FRN.

Note: In 128 ms mode the change of an unmasked bit in one of the channel individual UCC frames generates an interrupt condition only if the frame number of the changed frame corresponds to one of the 16 processed channels or bit UCCFRS.128FRSEN is set to '1'.

TESTTIMER[1:0] (Addr.: 37H): µP **Test** and **Timer**, write protected,

Reset value $= 00H$

RUNTIMER '1': start timer*

'**0**': disable/stop timer*

* Note: For using the timer in conjunction with the self-test, the timer should be started at the same time the test is activated.

ATE[4:0] (Addr.: 35H): **A**ddress of **Te**st-channel, write protected, Reset value = 00H

ATE [4:0] On the one hand this value corresponds to the channel for which the determination is made if it is en/disabled (result in bit TSEN in register SFATSES). On the other hand, the value corresponds to the channel in which the test is executed.

Note: A test can only be executed in a disabled channel. Therefore, it must be determined whether the channel is en/disabled. Once a test is started it can only be

terminated by the software by resetting the bit TESTTIMER.UPTEST. If the channel that is background tested by the software suddenly becomes enabled by external sources before the test is terminated an interrupt is generated that informs the software to abort the test immediately.

CTRLTEST[7:0] (Addr.: 38H): **C**on**tr**o**l** of **test** channel, Reset value = 00H

Note: For the internal functionality of the channel that is tested in the background all external control sources have no effect.

TSGSPP[7:0] (Addr.: 39H): **T**est **s**ignal **g**enerator for **s**end **p**ath **p**attern,

Reset value $= 55H$

TSGRPP[7:0] (Addr.: 3AH): **T**est **s**ignal **g**enerator for **r**eceive **p**ath **p**attern, Reset value $= 55H$

SGMOD0 operation mode 0 for signal generator (see **[Table 36](#page-99-2)**) RPTP[6:0] receive path test pattern amplitude, log, A-/µ-Law encoded

The sign of the test sequence is determined by the following table. The amplitude is given by TSGSPP[6:0] and TSGRPP[6;0]. Hence, rectified test signals are generated (see **[Figure 28](#page-99-3)**).

Table 36 SGMOD1/0 Configuration

Figure 28 Explanation of Test Pattern Generation (random sign signal)

HTIM[7:0] (Addr.: 3BH): **H**igh-Byte for **Tim**er, Reset value = 00H

The timer can be used by the processor, if the processor wants to do different operations inbetween. The timer is counting downward. The timing decrement is 1 ms. The accuracy of the timer is +0 ... 1 ms. The maximum value is 65535 ms. TIM[15:8] load value for the Timer (high byte)

LTIM[7:0] (Addr. 3CH): **L**ow-Byte for **Tim**er, Reset value = 00H

TIM[7:0] load value for the Timer (low byte)

CONFSCU1[7:0] (Addr.: 12H): **Conf**iguration of **s**peech **c**ontrol **u**nit **1**, write protected, Reset value = 69H

CONFSCU2[7:0] (Addr.: 13H): **Conf**iguration of **s**peech **c**ontrol **u**nit **2**, write protected, Reset value = 97H

CONFSCU3[7:0] (Addr.: 14H): **Conf**iguration of **s**peech **c**ontrol **u**nit **3**, write protected, Reset value $=$ A4H

H-Register Control:

MINLEV[4:0] Minimum level of SI and RI for controlling of the coefficients (H-Register)

CONFSCU4[7:0] (Addr.: 15H): **Conf**iguration of **s**peech **c**ontrol **u**nit **4**, write protected, Reset value = A7H

Overcompensation:

CONFSCU5[7:0] (Addr.: 16H): **Conf**iguration of **s**peech **c**ontrol **u**nit **5**, write protected, Reset value $= 84H$

Non Linear Processor (NLP) activation

NLPRANGE[4:0] Operating range for the NLP

CONFSCU6[7:0] (Addr.: 17H): **Conf**iguration of **s**peech **c**ontrol **u**nit **6**, write protected, Reset value $= 2AH$

CONFSCU7[7:0] (Addr.: 18H): **Conf**iguration of **s**peech **c**ontrol **u**nit **7**, write protected, Reset value $= 8AH$

NLP comfort noise:

NOISEINC[3:0] Increase of the noise level for maximum level evaluation

CONFSCU8[7:0] (Addr.: 19H), **Conf**iguration of **s**peech **c**ontrol **u**nit **8**, write protected, Reset value $=$ EEH

CONFSCU9[7:0] (Addr.: 1AH), **Conf**iguration of **s**peech **c**ontrol **u**nit **9**, write protected, Reset value $= 44H$

Bypass of Non Linear Processor (NLP), Subtractor and Attenuator (Receive and Send path):

Coefficient (H-Register) reset:

CONFSCU10[7:0] (Addr.: 1BH): **Conf**iguration of **s**peech **c**ontrol **u**nit **10**, write protected, Reset value = C0H

Additional Controls:

DISLOCK[4:0] Self-locking level after response of the 2100 Hz tone disabler. The tone disabler is inactive if the level is below the following value.

- DIS56EN '**0**': no special evaluation of bit 8 (LSB) in T1 frames for modem calls
	- '1': special evaluation of bit 8 (LSB) in T1 frames for modem calls: If all bit 8 (LSB) are '1' the first seven bit will bypass the echo canceller.
- ITUDIS '**0**': drop out time for tone disabler up to > 400 ms (necessary for some modems). Interruption up to 400 ms of modem tone does not cause enabling of canceller.
- '1': drop out time for tone disabler < 400 ms according ITU SPPROT Speech protection for 2100 Hz tone detection:
	- '**0**': normal speech protection
		- '1': Increased Speech protection

VDFCTRL[7:0] (Addr.: 76H): **V**oice **D**etection **F**reeze **C**on**tr**o**l**,

write protected, Reset value = B4H

CONFPSD[7:0] (Addr.: 1CH): **Conf**iguration of 2100 Hz tone **p**hase **s**hift **d**etector, write protected, Reset value = 43H

DBPMIN[1:0] and DBPMAX[2:0] determine the evaluation window.

CONFSS7[7:0] (Addr.: 1DH): **Conf**iguration of **SS7** continuity check tone detection, write protected, Reset value = 00H

If CONFSS7[7:0] = 00H the 2010 Hz tone detection is disabled.

CONFCC[6:0] (Addr.: 0BH) **Conf**iguration of **C**lock **C**ontrol unit, write protected, Reset value $=$ 00H

FSLIPIV[6:0] (Addr.: 0CH) **F**rame **slip** safety **i**nter**v**al, write protected,

Reset value $= 28H$

FSLIPIV[4:0] Determines the safety interval around the SYNCO pulse, which represents the minimum allowed distance between SYNCO and RFSPN or RFSPF in 2 µs steps. If the distance between RFSPN/F and SYNCO becomes smaller than $FSLIPIV[4:0]$ * 2 μs , SYNCO will jump to the optimal distance of $62.5 \,\mu s$ with respect to $\overline{\text{RFSPN/F}}$ (frame slip). The default value is "**01000**".

RIALIGN[7:0] (Addr.: 0DH): **R**eceive **i**nput frame **align**ment, write protected, Reset value $= 00H$.

RIALIGN[7:0] Determines the valid frame bit of the receive input PCM frame (starting with bit 7 channel 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $(00H = bit 7, channel 0;$ FFH = bit 0, channel 31). For explanation see **[Figure 19](#page-57-0)**.

SIALIGN[7:0] (Addr.: 0EH): **S**end **i**nput frame **alig**nment, write protected, Reset value $=$ 00H.

SIALIGN[7:0] Determines the valid frame bit of the send input PCM frame (starting with bit 7 channel 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. (00H = bit 7, channel 0; FFH = bit 0, channel 31). For explanation see **[Figure 19](#page-57-0)**.

SOALIGN[7:0] (Addr.: 0FH): **S**end **o**utput frame **align**ment, write protected, Reset value $=$ 00H.

SOALIGN[7:0] Determines the valid frame bit of the send output PCM frame (starting with bit 7 channel 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. (00H = bit 7, channel 0; FFH = bit 0, channel 31). For explanation see **[Figure 19](#page-57-0)**.

UCCALIGN[7:0] (Addr.: 10H): **UCC** frame **align**ment,write protected, Reset value = 00H

UCCALIGN[7:0] Determines the valid frame bit of the UCC frame (starting with bit 7 channel 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $(00H = bit 7$, channel 0; FFH = bit 0, channel 31). For explanation see **[Figure 25](#page-62-0)**.

PHALIGN[7:0] (Addr. 11H): Bit **Ph**ase **align**ment for RI, SI, SO and UCC, write protected, Reset value = 00H,

UCCPHALIGN[1:0]Determines the valid bit phase of the UCC frame bit (starting with phase 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $("00" = bit phase 0, "11" = bit phase 3)$ For explanation see **[Figure 25](#page-62-0)**.

- SOPHALIGN[1:0] Determines the valid bit phase of the send output frame bit (starting with phase 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $("00" = bit phase 0, "11" = bit phase 3)$ For explanation see **[Figure 19](#page-57-0)**.
- SIPHALIGN[1:0] Determines the valid bit phase of the send input frame bit (starting with phase 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $("00" = bit phase 0, "11" = bit phase 3)$ For explanation see **[Figure 19](#page-57-0)**.
- RIPHALIGN[1:0] Determines the valid bit phase of the receive input frame bit (starting with phase 0) at the first falling SCLKI edge, with which an active SYNCI impulse is detected. $("00" = bit phase 0, "11" = bit phase 3)$ For explanation see **[Figure 19](#page-57-0)**.

ASTOC[7:0] (Addr.:70H): **A**FI **S**aw-**T**ooth and **O**ffset **C**haracteristic, write protected, Reset value $=$ 00H

Low frequency components are superimposed to the Receive In AFI input signal to increase stability. Under normalconditions this superimposition is not necessary. STRISE[2:0] Saw-tooth rising clock frequency

AFSTC[6:4,2:0] (Addr.:71H): **A**FI **F**ilter **S**pring **T**imer **C**onfiguration, write protected, Reset value $= 44H$,

Additional damping of the Coefficients. This feature is disabled as soon as the coefficients are frozen.

AEEPD[3:0] (Addr.: 72H): **A**FI **E**nd **E**cho **P**ath **D**elay, write protected, Reset value = 0FH

DELAY[3:0] End echo path delay: Depending on the presumed delay in the end echo path, this register is set to DELAY := \le echo_delay > / 8 ms -1. Thus, the AFI handles end echo path delays in the range 8 ms to 128 ms. For end echo

delays > 128 ms, a tandem configuration of two SIDEC ASICs has to be used in which a single SIDEC chip processes only every other four channels:

Master: 0,1,2,3, 8,9,10,11, 16,17,18,19, 24,25,26,27 Slave: 4,5,6,7, 12,13,14,15, 20,21,22,23, 28,29,30,31 If the 128 ms mode is not selected (pins MODE0 and MODE1), any DELAYs > 64 ms in register AEEPD are interpreted as 64 ms. "0000"**:** 8 ms "0001": 16 ms "0010": 24 ms "0011": 32 ms "0100": 40 ms "0101": 48 ms "0110": 56 ms "0111": 64 ms "1000": 72 ms "1001": 80 ms "1010": 88 ms "1011": 96 ms "1100": 104 ms "1101": 112 ms "1110": 120 ms "**1111**": 128 ms

AVDDI[7:0] (Addr.: 73H): **A**FI **V**oice **D**etection, **D**etection **I**ntervals, write protected, Reset value $= 77H$

VDMAXINTERVAL[3:0]

Time interval for detecting maximum value for "no-voice" detection: VDMAXINTERVAL defines the time range over which the maximum of the received values for "no-voice"-detection is determined.

VDINTERVAL[3:0]

Time interval for voice detection:

VDINTERVAL defines the time range over which received values are checked for "no-voice"-detection. The coding is the same as for AEEPD.DELAY.

AVDHG[7:0] (Addr.: 74H): **A**FI **V**oice **D**etection, **H**ysteresis and **G**ap, write protected, Reset value $= 74H$

VDSODELAY[3:0] Delay for switching off "no-voice" after last detection

VDDIFF[3:0] VDDIFF defines the criterion for deciding whether a received value contributes to the "no-voice"-counting or not. A value does contribute if its amplitude differs by less than VDDIFF from the maximum in the interval AVDDI.VDMAXINTERVAL.

> VDSODELAY defines the "hang-over" time of "no-voice" after it has been detected for the last time. This delay time is only evaluated if hysteresis is enabled for "no-voice" detection in ACONF.VDHYST. Difference between max. and current value for voice detection:

AVDCI[7:0] (Addr.: 75H): **A**FI **V**oice **D**etection **C**ount **I**nit, write protected, Reset value $= 85H$

VDCI[7:0] Voice Detection Counter Init value: A counter is used to count the number of values within the VDINTERVAL which fulfill the "no-voice"-criterion. "no-voice" is detected, if the counter ends up with a value that is greater or equal to 512 (64 ms mode) or 1024 (128 ms mode), respectively. The init -value for this counter is determined by VDCI in the following way: 64 ms Mode: \langle init-value> = VDCI[7..0] * 2 128 ms Mode: $\langle \text{init-value} \rangle = \text{VDCI}[7..0] * 4$ The reset value of 85H requires that 48% of the values must fulfill the "no-voice" criterion in case the default VDINTERVAL (64 ms) is set)

ATMAT[3:0] (Addr.: 77H): **A**FI **T**urbo **M**ode **A**ctivation **T**hreshold, write protected, Reset value $= 08H$

TURBOTH[3:0] Turbo Threshold: This register specifies the threshold for activating the AFI turbo mode (turbo-on indicates that the AFI is adapting to a new end echo path). Turbo mode is activated if the absolute value of one or more auxiliary coefficents is greater than $351 + 4$ * TURBOTH. The default threshold is 383.

AACSC[7:0] (Addr.: 78H): **A**FI **A**uxiliary **C**oefficient **S**upervision **C**onfiguration, write protected, Reset value = $00H$,

To improve handling of periodic signals, two thresholds are used to determine when - probably due to a periodic signal - most of the auxiliary coefficients are becoming quite large. In that case, coefficient update should be slowed down. The slow down mode condition is described by ACSCTH[4:0] and ACSTH[1:0]. The effect of the slow down mode can be configured via the bit ACSEFFECT.

ACSEFFECT ACSEFFECT specifies the effect of slow-down mode. If set to '1', coefficient update is limited to increasing/decreasing by at most 1. If set to '0', coefficient increment/decrement takes place in the normal way of operation, but turbo mode is disabled. Per default (after reset) it is not active. '**0**': normal operation '1': Disable turbo mode, Coeff. update limited to +/- 1 ACSCTH[4:0] Aux. Coeff. Supervision Count Threshold: ACSCTH specifies the threshold for activating the slow-down mode of operation. Slow-down mode is active if at least 8 * ACSCTH auxiliary coefficients are "large". The default value ACSCTH[4:0]="**00000**" switches off supervision. ACSTH[1:0] Aux. Coeff. Supervision Threshold: ACSTH specifies the threshold above which the absolute value of an auxiliary coefficient is considered "large". It refers to TURBOTH in register ATMAT: "**00**": ATMAT.TURBOTH - 32 "01": ATMAT.TURBOTH - 16 "10": ATMAT.TURBOTH - 8 "11": ATMAT.TURBOTH

ACONF[6:0] (Addr.: 79H): **A**FI **Conf**iguration, write protected, Reset value = 10H

values that are considered for "no-voice"-detection. It is configured in the range from -42 dBm0 (VDAT $[3:0] = "0001"$) to 0 dBm0 $(VDAT[3:0] = "1111")$ in steps of 3 dBm0. With VDAT set to the default value "0000", no lower limit on the amplitude is in effect for "no-voice"-detection.

AFCMC[7,4:0] (Addr.: 7AH): **A**FI **F**ilter **C**oefficients **M**onitoring **C**ontrol, Reset value $=$ 00H

To successively read out all coefficients of a channel's filter, the processor writes the channel number and a set MONON bit to this register. The coefficients and aux. coefficients of the channel are delivered in ascending order via the registers AFCD1 thru AFCD3. The SIDEC interrupt request "Monitored coefficient available" indicates availability of the next coefficient. A running readout procedure stops immediately if the processor writes the AFCMC register again.

MONON Monitoring on/off:

If MON_ON is cleared, coefficient readout is completely reset immediately. If '1' is written to an already set MONON bit, MONON is first cleared to reset the readout procedure and then set to start readout for the new channel. If coefficient readout is not stopped explicitely by the processor, readout ends after delivery of the channel's last coefficient which resets the MONON bit.

CHSEL[4:0] Channel selection: In 128 ms mode the ASIC does not respond to requests for data channels it does not process (e.g. in master mode the chip responds only to requests for channels 0 to 3, 8 to 11, 16 to 19 and 24 to 27.

5.1.4 Read Register

CLKSTAT[5:0] (Addr.: 09H): **Cl**oc**k**-**Stat**us

IRREQ[6:0] (Addr.: 08H): **I**nter**r**upt-**Req**uest

Note: Each bit of this register will generate an interrupt at pin INT if activated (internally set to '1'). The bits and the pin $\overline{\text{INT}}$ are cleared after read. Setting of these bits by activated source can be inhibited by masking in register IRMASK.

STATUS[6:0] (Addr.: 6EH): **Status**

Bits are reset when the interrupt source is no longer valid

SFATSES[2:0] (Addr.: 36H): **S**uper **f**rame **a**larm and requested **t**ime**s**lot **e**n/disable **s**tatus

TSENVALID '1': TSEN value for the requested TS in register ATE is valid '0': TSEN value not valid since channel defined in register ATE is not detected yet TSEN '1': requested TS in register ATE is enabled, no test recommended '0': requested TS in register ATE is disabled, test permissible SFA '1': alarm, because not synchronized to PCM30 superframe '0': no alarm, because either synchronization to PCM superframe or TS16 CAS evaluation is deactivated (Bit CONFTS16.ENTS16 = '0')

SOTP[6:0] (Addr.: 3DH): **S**end path **o**utput **t**est **p**attern

SOTP[6:0] Result of background test of timeslot defined in register ATE, amplitude A-/µ-Law encoded

TESTSTAT[7:0] (Addr.: 3EH): Background **test stat**us signals

This register contains results of background test of timeslot defined in register ATE

'0': speech detected

DIRAM[7:0] (Addr.: 67H): requested **D**ata **I**nput **RAM** value

DIRAM[7:0] Requested UCC input data for UCC frame defined in WRUCC.ARAM[4:0]

UCCOLD[7:0] (Addr.: 68H): Changed **UCC** input data **old** value

UCCOLD[7:0] Data prior to the modification of the modified UCC frame that caused the UCC interrupt. The corresponding frame number of the modified frame value is stored in UCCSTAT.AFR[4:0].

UCCNEW[7:0] (Addr.: 69H): Changed **UCC** input data **new** value

UCCNEW[7:0] Modified data of the changed UCC frame that caused the UCC interrupt. The corresponding frame number of the modified frame value is stored in UCCSTAT.AFR[4:0].

UCCSTAT[6:0] (Addr.: 6AH): **UCC stat**us

INVALID '1': possible data loss, because old interrupt has not yet been processed

AFR[4:0] value corresponds to the UCC frame that was modified

Note: Read access to this register is identified as acknowledge for the UCC interrupt and should be read after UCCOLD and UCCNEW. This access resets the bit STATUS.UCCPOLL and enables a new UCC interrupt.

AFCD1[7:0] (Addr.: 7BH): **A**FI **F**ilter **C**oefficient **D**ata **1**

Read access to this register is identified as acknowledgment for the coefficient availibility (CA) interrupt. If an additional access to register AFCD2 and (or) AFCD3 is necessary, register AFCD1 should be read after AFCD2 and (or) AFCD3. This access resets the bit STATUS.CAPOLL and enables a new CA interrupt. The conversion from the 14 bit register value to the linear value is depicted in **[Table 37](#page-120-0)**.

COEF[13:6] MSB of monitored filter coefficient

AFCD2[7:0] (Addr.: 7CH): **A**FI **F**ilter **C**oefficient **D**ata **2**

ISLAST '1': COEF is last coefficient for channel readout COEF[5:0] LSB of monitored coefficient. The conversion from the 14 bit register value to the linear value is depicted in **[Table 37](#page-120-0)**.

Table 37 AFI Coefficients to Absolute Linear Value Conversion

Table 37 AFI Coefficients to Absolute Linear Value Conversion

AFCD3[7:0] (Addr.: 7DH): **A**FI **F**ilter **C**oefficient **D**ata **3**

AUXCOEF[9:2] Most significant bits of the auxiliary coefficient monitored

The following read registers contain channel individual values. The channel number defined in register CTRLTSMON.MCH[4:0]

Since MVAL is the interrupt source indicating an update of the monitor registers it must be reset after the monitor registers are read out in order to avoid an unwanted interrupt.

MONSI[7:0] (Addr.: 29H): **Mon**itor **s**end **i**nput **si**gnal (A-/µ-Law encoded)

The content of this register is PCM encoded.

MONSO[7:0] (Addr.: 2AH): **Mon**itor **s**end **o**utput signal (A-/µ-Law encoded)

The content of this register is PCM encoded.

MONRI[7:0] (Addr.: 2BH): **Mon**itor of **r**eceive **i**nput signal (A-/µ-Law encoded)

The content of this register is PCM encoded

MONSIL[7:0] (Addr.: 1EH): **Mon**itor **s**end **i**nput **l**evel

The content of this register is encoded logarithmically. The maximum value of 191 corresponds to 3 dBm0. A decrease of 16 is equivalent to a decrease of 6 dB. The following table displays the relation between the register value and the dBm0 value.

Table 38 Conversion of Monitor Register Values to dBm0 Values

MONSOL[7:0] (Addr.: 1FH): **Mon**itor **s**end **o**utput **l**evel

The content of this register is encoded logarithmically. For conversion to dBm0 see **[Table 38](#page-122-0)** .

MONRIL[7:0] (Addr.: 20H): **Mon**itor of **r**eceive **i**nput **l**evel

The content of this register is encoded logarithmically. For conversion to dBm0 see **[Table 38](#page-122-0)** .

MONOFSI[5:0] (Addr.: 21H): **Mon**itor **of**fset in **s**end path **i**nput

The content of this register is a linear value in "1 complement" notation.

MONOFSO[5:0] (Addr.: 22H): **Mon**itor **of**fset in **s**end path **o**utput

The content of this register is a linear value in "1 complement" notation.

MONAEL[7:0] (Addr.: 23H): **Mon**itor **a**rtificial **e**cho **l**evel

The content of this register is encoded logarithmically. For conversion to dBm0 see **[Table 38](#page-122-0)** .

MONBNL[6:0] (Addr. 24H): **Mon**itor **b**ackground **n**oise **l**evel

The content of this register is encoded logarithmically. For conversion to dBm0 see **[Table 38](#page-122-0)** .

MONERL[7:0] (Addr.: 25H): **Mon**itor **E**cho **r**eturn **l**oss

The content of this register is encoded logarithmically. For conversion to dB see **[Table 38](#page-122-0)** .

MONCL[7:0] (Addr.: 26H): **Mon**it**or c**ombined **l**oss without NLP

The content of this register is encoded logarithmically. For conversion to dB see **[Table 38](#page-122-0)** .

MONNLPTHL[7:0] (Addr.: 27H): **Mon**itor **NLP th**reshold **l**evel

The content of this register is encoded logarithmically. For conversion to dBm0 see **[Table 38](#page-122-0)** .

MONOCDT[7:0] (Addr.: 28H): **Mon**itor **o**ver**c**ompensation and **d**ouble **t**alk hang-over time

MONOCE[3:0] Overcompensation evaluation MONDTHOT[3:0] Double talk hang-over time

MONSTAT1[7:0] (Addr.: 2CH): **Mon**itor of internal/external control **stat**es **1**

MONSTAT2[7:0] (Addr.: 2DH): **Mon**itor of internal/external control **stat**es **2**

The contents of individual bits of this register can also be output at pin FLEXMON1 or FLEXMON2 if configured in register CONFLEXMON.

MONSTAT3[7:0] (Addr.: 2EH): **Mo**nitor of internal/external control **stat**es **3**

MSCCONVDIS '1': serial control signal CONVDIS active MFLEXSCTR '1': serial control signal FLEXSCTR active

6 Electrical Characteristics

6.1 Absolute Maximum Ratings

1) According to MIL-Std 883D, method 3015.7 and ESD Ass. Standard EOS/ESD-5.1-1993.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6.2 Operating Range

Note: In the operating range, the functions given in the circuit description are fulfilled.

6.3 DC Characteristics

¹⁾ Permanent exposure to negative input voltages may result in minor degradation of lifetime

2) Apply to the following O or I/O pins: UUPIO0, UPIO1, UPIO2, UPIO3, AD[0:6], RDY, UPRES, UPRES, INT, RO, SO, TMFBO, CLK4O, SYNCO, SCLKO, SDECO, UCCO, TUCCO

3) Apply to all the I/O and O pins that do not appear in the list in note **[Figure 2](#page-128-0)**)

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.

4) Not subject to production test - verified by design/characterization.

6.4 AC Characteristics

¹⁾ Permanent exposure to negative input voltages may result in minor degradation of lifetime

2) Apply to the following O or I/O pins: UPIO0, UPIO1, UPIO2, UPIO3, AD[0:6], RDY, UPRES, UPRES, INT, RO, SO, TMFBO, CLK4O, SYNCO, SCLKO, SDECO, UCCO, TUCCO

3) Apply to all the I/O and O pins that do not appear in the list in note **[Figure 2](#page-128-0)**)

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25^\circ C$ and the given supply voltage

Figure 29 Input/Output Waveforms for AC-Tests

6.5 Capacitances

6.6 Timing Diagrams

Note: All timing parameters are no subject to production tests. These parameters are verified by design/characterization only.

6.6.1 Clock Timing

Figure 30 Clock Timing

Table 39 Clock Timing Characteristics (preliminary) (cont'd)

Table 40 Periods of Clock Signals

6.6.2 PCM Signal Timing and Frame Alignment

The SIDEC requires the MSB (bit7) first and the LSB (bit0) last as input.

PEB 20954 PEF 20954

Electrical Characteristics

Figure 31 PCM Signal Timing and Frame Alignment

Note: Above values are examples only. PCM frame alignment with respect to the first detection of an active SYNCI (or SYNCO: If no SYNCI is applied, SYNCO takes over the part and role of SYNCI) with the falling edge of SCLKI can be configured by writing to the

registers RIALIGN, SIALIGN an SOALIGN. For finer adjustments, the valid bit phase of the PCM signals at the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the register PHALIGN. The configured frame and bit phase alignment always denotes the beginning of the ideal bit phase (no signal delay) at the falling edge of SCLKI.

PCM inputs are always sampled with the falling edge of SCLKI at the beginning of bit phase 2, outputs are clocked with the falling edge of SCLKI at the beginning of bit phase 0. Unless not bypased the PCM output RO has a fixed delay of one PCM frame (125 µs) with respect to RI.

Figure 32 Delay of PCM Signals

[Figure 33](#page-134-0) illustrates the synchronization of the 2048 kBit/s PCM and UCC signal for a low active SYNCI signal with respect to the internal 8192 kHz SCLKI signal. If SYNCI is sampled with the falling edge of SCLKI (CONFCC.SSCLKEDGE='0') this edge is the synchronization point for PCM and UCC signals. If SYNCI is sampled with the rising edge of SCLKI (CONFCC.SSCLKEDGE='1') the next falling SCLKI edge is the synchronization point for PCM and UCC signals. The SYNCO signal may only be used instead of the SYNCI signal if the UCC Interface is not used

Figure 33 PCM and UCC Signal synchronization to SCLKI and SYNCI

6.6.3 Timing of SYNCI and SYNCO

[Figure 34](#page-136-0) shows the timing of the synchronization pulses for different configurations.

Note: The duration of SYNCO pulse can be configured by register CONFCC.SYNCODUR to either one or two SCLKI (8.192 MHz) periods.

6.6.4 Clock Timing within External VCO Capture Range

Figure 35 Clock Timing within External VCO Capture Range

In case a 32.768 MHz clock has to be generated and synchronized to the system clock at SCLKI, the signal at pin CTRL32 can be used to control an external VCO. The output at CTRL32 is the signal at SCLKI that is internally 'xored' with an internal 8.192 MHz clock that is derived from the signal pin CLK32 by division by 4. For proper operation of the SIDEC the system clock SCLKI and the internal 8.192 MHz clock must lock in within the capture range from 0° to 180°. CTRL32 can be inverted by bit CONFCC.INVCTRL32 for use of VCOs that increase the frequency with falling voltage.

The internal 8.192 MHz clock can be monitored at pin SCLKO with a delay of three CLK32 periods plus internal signal delay if pin CLK32SEL is set to logic '1'.

Table 43 Serial Interface (Controlling and Monitoring) Timing (preliminary)

Figure 37 UCC Interface Signal Timing and Frame Alignment

Note: Above values are examples only. For the use of the UCC Interface a SYNCI signal with a period of 4 ms (equivalent to one multiframe) must be applied to the SIDEC. UCC frame and multiframe alignment with respect to the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the registers UCCALIGN

and UCCMFR. For finer adjustments, the valid bit phase of the UCC signals at the first detection of an active SYNCI with the falling edge of SCLKI can be configured by writing to the two MSBs of register PHALIGN.

The configured frame and bit phase alignment always denotes the beginning of the ideal bit phase (no signal delay) at the falling edge of SCLKI. If SYNCI is sampled with the falling edge of SCLKI (CONFCC.SSCLKEDGE='0') this edge is the synchronization point for PCM and UCC signals. If SYNCI is sampled with the rising edge of SCLKI (CONFCC.SSCLKEDGE='1') the next falling SCLKI edge is the synchronization point for PCM and UCC signals. This behavior is identical to the PCM signal behavior and illustrated in **[Figure 33](#page-134-0)** in **[Chapter 6.6.2](#page-132-0)**

UCC inputs are always sampled with the falling edge of SCLKI at the beginning of bit phase 2, UCCO and TUCCO are clocked out with the falling edge of SCLKI at the beginning of bit phase 0. The value of register UCCMFR denotes the frame number of the next complete frame that starts with phase 0, bit 7, channel 0 **after** the first detection of an active SYNCI with the falling edge of SCLKI (see figure below).

Figure 38 Special Cases for Multiframe Alignment and Timing Characteristics

6.6.7 Speech Highway Control Signals for CAS in T1 Systems

6.6.8 Microprocessor Interface

The written value of a register wil be valid for read back 120 ns after rising edge of the $\overline{\text{WR}}$ /R $\overline{\text{W}}$ signal.

6.6.8.1 Intel Mode (IM0='0')

a) Multiplexed Mode (IM1='0')

Figure 41 Read Timing in Multiplexed Intel Mode (IM0='0', IM1='0')

Figure 42 Write Timing in Multiplexed Intel Mode (IM0='0', IM1='0')

b) Demultiplexed Mode (IM1='1')

Figure 43 Read Timing in Demultiplexed Intel Mode (IM0='0', IM1='1')

6.6.8.2 Motorola Mode (IM0='1')

a) Multiplexed Mode (IM1='0')

Figure 46 Write Timing in Multiplexed Motorola Mode (IM0='1', IM1='0')

b) Demultiplexed Mode (IM1='1')

Figure 48 Write Timing in Demultiplexed Motorola Mode (IM0='1', IM1='1')

Table 46 Prliminary Microprocessor Interface Timing Values

6.6.9 JTAG Timing

Figure 49 JTAG Boundary Scan Timing

Package Outlines

7 Package Outlines

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Dimensions in mm

PEB 20954 PEF 20954

Package Outlines

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device Dimensions in mm

Glossary

8 Glossary

acoustic echo

Acoustic echoes consist of reflected signals caused by acoustic environments, e.g. hands-free phones which are connected with a 2-wire circuit to a hybrid. An echo path is introduced by the acoustic path from earphone to microphone.

combined loss (A_{COM})

The sum of echo return loss, echo return loss enhancement and non-linear processing loss (if present). This loss relates L_{Bin} to L_{RFT} by: L_{RET} = L_{Rin} - A_{COM} , where: $A_{COM} = A_{ECHO} + A_{CANC} + A_{NLP}$

comfort noise

Insertion of pseudo-random noise during the silent interval when the NLP operates or allowance of some of the background or idle channel noise to pass through the NLP in order to prevent the annoyance of intervals of speech with background noise followed by intervals of silence.

composite echo

Composite echoes consist of the electric echoes and acoustic echoes caused by reflected signals at hybrids and acoustic environments, e.g. hands-free telephones.

convergence

The process of developing a model of the echo path which will be used in the echo estimator to produce the estimate of the circuit echo.

convergence time

For a defined echo path, the interval between the instant a defined test signal is applied to the receive-in port of an echo canceller with the estimated echo path impulse response initially set to zero, and the instant the returned echo level at the send-out port reaches a defined level.

echo canceller

A voice-operated device placed in the 4-wire portion of a circuit and used for reducing near-end echo present on the send path by subtracting an estimation of that echo from the near-end echo (see **[Figure 50](#page-159-0)**)

PEB 20954 PEF 20954

Glossary

Figure 50 Location of levels and loss of an echo canceller

echo path

The transmission path between R_{out} and S_{in} of an echo canceller. This term is intended to describe the signal path of the echo.

echo path capacity

The maximum echo path delay for which an echo canceller is designed to operate.

echo path delay (t_d)

The delay from the Rout port to the Sin port due to the delays inherent in the echo path transmission facilities including dispersion time due to the network elements. In case of multiple echo paths, all delays and dispersions of any individual echo path are included. The dispersion time, which varies with different networks, is required to accommodate the band-limiting, and hybrid transit effects.

echo return loss (ERL) (A_{ECHO})

The attenuation of a signal from the receive-out port (R_{out}) to the send-in port (S_{in}) of an echo canceller, due to transmission and hybrid loss, i.e. the loss in the (near-end) echo path.

Glossary

echo return loss enhancement (ERLE) (A_{CANC})

The attenuation of the echo signal as it passes through the send path of an echo canceller. This definition specifically excludes any non-linear processing on the output of the canceller to provide for further attenuation.

electric echo

Electric echoes consist of reflected signals caused by the near-end impedance mismatch, e.g. at a 2-wire/4-wire conversion unit (hybrid).

far end

The side of an echo canceller which does not contain the echo path on which the echo canceller is intended to operate.

H register

The register within the echo canceller which stores the impulse response model of the echo path.

leak time

The interval between the instant a test signal is removed from the receive-in port of a fully-converged echo canceller and the instant the echo path model in the echo canceller changes such that, when a test signal is reapplied to R_{in} with the convergence circuitry inhibited, the returned echo is at a defined level.

This definition refers to echo cancellers employing, for example, leaky integrators in the convergence circuitry.

cancelled-end

The side of an echo canceller which contains the echo path on which the echo canceller is intended to operate. This includes all transmission facilities and equipment (including the hybrid and terminating telephone set) which is included in the echo path.

non-linear processor (NLP)

A device having a defined suppression threshold level and in which:

a)signals having a level detected as being below the threshold are suppressed; and b)signals having a level detected as being above the threshold are passed although the signal may be distorted.

NOTE 1 – The precise operation of a NLP depends upon the detection and control algorithm used.

Glossary

NOTE 2 – An example of a NLP is an analogue center clipper in which all signal levels below a defined threshold are forced to some minimum value.

non-linear processing loss (A_{NLP})

Additional attenuation of residual echo level by a NLP placed in the send path of an echo canceller.

pure delay (t^r)

The delay from the R_{out} port to the Sin port due to the delays inherent in the near-end echo path transmission facilities, not including dispersion time due to the network elements. In this case, the transit time directly across the hybrid is assumed to be zero (see **[Figure 51](#page-161-0)**).

residual echo level (L_{RFS})

The level of the echo signal which remains at the send-out port of an operating echo canceller after imperfect cancellation of the circuit echo. It is related to the receive-in signal L_{Bin} by:

 $L_{RES} = L_{RIN} - A_{ECHO} - A_{CANC}$ Any non-linear processing is not included.

returned echo level (L_{RFT})

The level of the signal at the send-out port of an operating echo canceller which will be returned to the talker. The attenuation of a NLP is included, if one is normally present.

PEB 20954 PEF 20954

Glossary

 L_{RET} is related to L_{Rin} by: $L_{\text{RET}} = L_{\text{RIN}}$ - ($A_{\text{ECHO}} + A_{\text{CANC}} + A_{\text{NLP}}$) If non-linear processing is not present, note that $L_{RES} = L_{RET}$.

[w w w . i n f i n e o n . c o m](http://www.infineon.com)