

# Isolated, Half Bridge Gate Drivers with Adjustable Dead Time, 4 A Output

## **Data Sheet**

## ADuM4221/ADuM4221-1/ADuM4221-2

#### **FEATURES**

4 A peak current ( $<2 \Omega R_{DSON x}$ ) 2.5 V to 6.5 V logic input voltage 4.5 V to 35 V output supply voltage UVLO V<sub>DD1</sub> positive going threshold: 2.5 V maximum Multiple UVLO options for VDDA and VDDB positive going threshold

Grade A: 4.5 V maximum Grade B: 7.5 V maximum Grade C: 11.6 V maximum **Precise timing characteristics** 

44 ns maximum propagation delay

Adjustable dead time and dual input (ADuM4221) Adjustable dead time and single input (ADuM4221-1) No dead time control and dual input (ADuM4221-2) **CMOS** input logic levels

High common-mode transient immunity: 150 kV/µs High junction temperature operation: 125°C **Default low output** 

Safety and regulatory approvals (pending)

**UL recognition per UL 1577** 5700 V rms for 1 minute duration **CSA Component Acceptance Notice 5A VDE** certificate of conformity DIN V VDE V 0884-11:  $V_{IORM} = 849 \text{ V peak}$ 

Increased creepage wide body, 16-lead SOIC\_IC

#### **APPLICATIONS**

**Switching power supplies** Isolated IGBT/MOSFET gate drives Industrial inverters Gallium nitride (GaN)/silicon carbide (SiC) compatible

#### **GENERAL DESCRIPTION**

The ADuM4221/ADuM4221-1/ADuM4221-2 are 4 A isolated. half bridge gate drivers that employ the Analog Devices, Inc., iCoupler® technology to provide independent and isolated high-side and low-side outputs. The ADuM4221/ADuM4221-1/ ADuM4221-2 provide 5700 V rms isolation in an increased creepage wide body, 16-lead SOIC\_IC. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.

The isolators operate with a logic input voltage ranging from 2.5 V to 6.5 V, providing compatibility with lower voltage systems. In comparison to gate drivers employing high voltage level translation methodologies, the ADuM4221/ADuM4221-1/ ADuM4221-2 offer the benefit of true, galvanic isolation between the input and each output.

The ADuM4221/ADuM4221-1 each have built in overlap protection and allow dead time adjustment. A single resistor between the dead time pin (DT) and the GND<sub>1</sub> pin sets the dead time on the secondary side between the high-side and the low-side outputs. The ADuM4221-2 does not have overlap protection nor dead time control.

An internal thermal shutdown (TSD) sets outputs low if the internal temperature on the ADuM4221/ADuM4221-1/ ADuM4221-2 exceeds the TSD temperature. As a result, the ADuM4221/ADuM4221-1/ADuM4221-2 provide reliable control over the switching characteristics of the insulated gate bipolar transistor (IGBT)/metal-oxide semiconductor field effect transistor (MOSFET) configurations over a wide range of positive or negative switching voltages.

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

## TABLE OF CONTENTS

reatures	1
Applications	1
General Description	1
Revision History	2
Functional Block Diagrams	3
Specifications	4
Electrical Characteristics	4
Package Characteristics	5
Regulatory Information	6
Insulation and Safety Related Specifications	6
DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics	7
Recommended Operating Conditions	7
Absolute Maximum Ratings	8
Thermal Resistance	8
ESD Caution	8
Pin Configurations and Function Descriptions	9

Typical Performance Characteristics	12
Theory of Operation	16
Applications Information	17
PCB Layout	17
Propagation Delay-Related Parameters	17
Peak Current Rating	17
Protection Features	17
Output Load Characteristics	18
Adjustable Dead Time Control	18
Bootstrapped, Half Bridge Operation	20
Power Dissipation	21
DC Correctness and Magnetic Field Immunity	21
Insulation Lifetime	22
Outline Dimensions	23
Ordering Guide	23

#### **REVISION HISTORY**

### 9/2020—Rev. A to Rev. B Add ADuM4221-2......Universal Changes to Input Supply Current, Quiescent Parameter, Added Figure 7, Table 14; Renumbered Sequentially, and Changes to Ordering Guide......24

#### 8/2020-Rev. 0 to Rev. A

Add ADuM4221-1Universal
Added Figure 2; Renumbered Sequentially1
Changes to Input Supply Current, Quiescent Parameter,
Table 13
Changes to Table 77
Changes to Figure 4 Caption, Table 10 Caption, and Table 11
Caption8
Add Figure 5, Table 12, and Table 13; Renumbered Sequentially9
Added Figure 10
Changes to Figure 8 Caption, Figure 9 Caption, and Figure 11
Caption10
Changes to Figure 12 Captions11
Changes to Figure 28 and TSD Section15
Changes to Figure 30 and Adjustable Dead Time Control
Section16
Added Figure 3317
Changes to Bootstrapped, Half Bridge Operation Section and
Figure 34 Caption

7/2020—Revision 0: Initial Version

## **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM4221




Figure 2. ADuM4221-1




Figure 3. ADuM4221-2

## **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

Low-side voltages referenced to GND<sub>1</sub>, high-side voltages referenced to GND<sub>B</sub>, GND<sub>B</sub>,  $2.5~V \le V_{\rm DD1} \le 6.5~V$ ,  $4.5~V \le V_{\rm DDA}$ ,  $V_{\rm DDB} \le 35~V$ , and  $V_{\rm DDB} \le 35~V$ .

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic Input Voltage	V <sub>DD1</sub>	2.5		6.5	٧	
Output Supply Voltage	V <sub>DDA</sub> , V <sub>DDB</sub>	4.5		35	٧	
Input Supply Current, Quiescent	I <sub>DD1 (Q)</sub>					
Input A High/PWM High or Input B High			7.2	10	mA	
Both Inputs Low (ADuM4221 Only)			1.4	2.4	mA	
Both Inputs High (ADuM4221-2 Only)			12	18	mA	
Output Supply Current, Per Channel, Quiescent	I <sub>DD2</sub> (Q)					
Output Channel						
High			1.4	2.6	mA	
Low			1.6	2.1	mA	
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-1	+0.01	+1	μΑ	
Input Voltage						
Input Threshold						
Logic High	V <sub>IH</sub>	$0.7 \times V_{DD1}$			V	$2.5 \text{ V} \leq \text{V}_{\text{DD1}} \leq 5 \text{ V}$
3 3		3.5			٧	$V_{DD1} > 5 V$
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DD1}$	V	$2.5 \text{ V} \leq \text{V}_{DD1} \leq 5 \text{ V}$
3				1.5	٧	V <sub>DD1</sub> > 5 V
Undervoltage Lockout (UVLO)						
V <sub>DD1</sub> Positive Going Threshold	V <sub>VDD1UV+</sub>		2.45	2.5	٧	
V <sub>DD1</sub> Negative Going Threshold	V <sub>VDD1UV</sub>	2.3	2.35		٧	
V <sub>DD1</sub> Hysteresis	V <sub>VDD1UVH</sub>		0.1		٧	
V <sub>DDA</sub> and V <sub>DDB</sub> Positive Going Threshold	V <sub>VDDAUV+</sub> ,		4.4	4.5	V	Grade A
-	$V_{\text{VDDBUV}+}$		7.3	7.5	V	Grade B
			11.3	11.6	V	Grade C
V <sub>DDA</sub> and V <sub>DDB</sub> Negative Going Threshold	V <sub>VDDAUV</sub> -,	4.1	4.2		V	Grade A
j j	$V_{VDDBUV-}$	6.9	7.1		V	Grade B
		10.8	11.1		V	Grade C
V <sub>DDA</sub> and V <sub>DDB</sub> Hysteresis	V <sub>VDDAUVH</sub> ,		0.2		V	Grade A
,	$V_{VDDBUVH}$		0.2		V	Grade B
			0.2		V	Grade C
TSD						
Positive Edge	T <sub>TSD_POS</sub>		155		°C	
Hysteresis	T <sub>TSD_HYST</sub>		30		°C	
Drive Strength						
Pull-Down N Channel Metal Oxide	R <sub>DSON_N</sub>		0.6	1.6	Ω	Tested at 250 mA, $V_{DDx} = 15 \text{ V}$
Semiconductor (NMOS) On Resistance	_					·
			0.6	1.6	Ω	Tested at 1 A, $V_{DDx} = 15 V$
Pull-Up P Channel Metal Oxide	R <sub>DSON_P</sub>		8.0	1.8	Ω	Tested at 250 mA, $V_{DDx} = 15 \text{ V}$
Semiconductor (PMOS) On Resistance						
			8.0	1.8	Ω	Tested at 1 A, $V_{DDx} = 15 \text{ V}$
Peak Current	I <sub>PEAK</sub>		4		Α	$V_{DDA}$ , $V_{DDB} = 15 \text{ V}$ , $2 \Omega$ gate resistance

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS						
Pulse Width		50			ns	Load capacitance ( $C_L$ ) = 2.2 nF, $V_{DD1}$ = 5 V, $V_{DDA}$ and $V_{DDB}$ = 15 V, external gate resistor ( $R_G$ ) = 5.1 $\Omega$
Propagation Delay <sup>1</sup>						$C_L = 2.2 \text{ nF}, V_{DD1} = 5 \text{ V}, V_{DDA} \text{ and}$
Rising Edge	t <sub>DLH</sub>	19	25	33	ns	$V_{DDB} = 15 \text{ V}$ , and $R_G = 5.1\Omega$
Falling Edge	t <sub>DHL</sub>	21	30	44	ns	
Time to Disable	t <sub>DIS</sub>	21	25	44	ns	
Time to Enable	t <sub>EN</sub>	19	25	33	ns	
Delay Skew <sup>2</sup>	t <sub>PSK</sub>			22	ns	$C_L = 2.2 \text{ nF, } R_G = 5.1 \Omega$
Pulse Width Distortion	t <sub>PWD</sub>		5	16	ns	$C_L = 2.2 \text{ nF}, V_{DD1} = 5 \text{ V}, V_{DDA} \text{ and}$ $V_{DDB} = 15 \text{ V}, R_G = 5.1 \Omega$
Channel to Channel Matching <sup>3</sup>	<b>t</b> <sub>PSKCD</sub>		1.5	10	ns	$C_L = 2.2 \text{ nF}, V_{DD1} = 5 \text{ V}, V_{DDA} \text{ and}$ $V_{DDB} = 15 \text{ V}, \text{see Figure 26}$
Output Rise and Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	14	25	34	ns	$C_L = 2.2 \text{ nF}, V_{DD1} = 5 \text{ V}, V_{DDA} \text{ and}$ $V_{DDB} = 15 \text{ V}, R_G = 5.1 \Omega, \text{ see Figure 33}$
Adjustable Dead Time (Except ADuM4221-2)	DT					$C_L = 2.2 \text{ nF}, V_{DD1} = 5 \text{ V}, V_{DDA} \text{ and}$ $V_{DDB} = 15 \text{ V}, R_G = 5.1 \Omega$
		1809	2320	2831	ns	Dead time resistor ( $R_{DT}$ ) = 500 k $\Omega$
		742	938	1135	ns	$R_{DT} = 200 \text{ k}\Omega$
		48	62	76	ns	$R_{DT} = 10 \text{ k}\Omega$

<sup>&</sup>lt;sup>1</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>H</sub>, to the output rising 10% level of the V<sub>ox</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>IL</sub>, to the output falling 90% threshold of the V<sub>ox</sub> signal. See Figure 33 for the waveforms of the propagation delay parameters.

#### **PACKAGE CHARACTERISTICS**

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
Capacitance (Input to Output)1	C <sub>I-O</sub>		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction to Ambient Thermal Resistance	$\theta_{JA}$		45		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>&</sup>lt;sup>2</sup> t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 33 for the waveforms of the propagation delay parameters.

<sup>&</sup>lt;sup>3</sup> Channel to channel matching is the absolute value of the difference in propagation delays between two channels on a single device.

 $<sup>^{\</sup>rm 2}$  Input capacitance is from any input data pin to ground.

#### **REGULATORY INFORMATION**

The ADuM4221/ADuM4221-1/ADuM4221-2 are pending approval by the organizations listed in Table 3.

Table 3.

UL (Pending)	CSA (Pending)	VDE (Pending)	CQC (Pending)
Recognized Under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN VDE V 0884-11 (VDE V 0884-11):2017-01 <sup>2</sup>	Certified by CQC11-471543-2012
Single Protection, 5700 V rms Isolation Voltage	IEC 62368, Third Edition	Basic insulation, 900 V peak, V <sub>IOSM</sub> = 9850 V peak	GB4943.1-2011
	Basic insulation at 830 V rms (1173 V peak)	Reinforced insulation, 849 V peak, V <sub>IOSM</sub> = 8000 V peak	Basic insulation at 800 V rms (1131 V peak)
	Reinforced insulation at 415 V rms (586 V peak)		Reinforced insulation at 400 V rms (565 V peak)
	IEC 60601-1, Edition 3.1		
	Reinforced insulation (2 MOPP), 250 V rms (353V peak)		
	CSA 61010-1-12 and IEC 61010-1, Third Edition		
	Basic insulation at 300 V rms mains, 800 V secondary (1089 V peak)		
	Reinforced insulation at 300 V rms mains, 400 V secondary (565 V peak)		
File E214100	File 205078	File 2471900-4880-0003	File (pending)

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each ADuM4221/ADuM4221-1/ADuM4221-2 is proof tested by applying an insulation test voltage ≥ 6840 V rms for 1 sec.

#### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5700	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board, PCB (PCB Clearance)	L (PCB)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN IEC 112/VDE 0303 Part 1
Material Group		I		Material Group (DIN VDE 0110, 1/89, Table 1)

<sup>&</sup>lt;sup>2</sup> In accordance with DIN VDE V 0884-11, each ADuM4221/ADuM4221-1/ADuM4221-2 is proof tested by applying an insulation test voltage ≥ 1592 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN VDE V 0884-11 approval.

#### DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Protective circuits ensure maintenance of the safety data.

**Table 5. VDE Characteristics** 

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			I to IV	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Peak Isolation Voltage		V <sub>IORM</sub>	849	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1592	V peak
Input to Output Test Voltage, Method A		$V_{pd (m)}$		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd (m)}, t_{ini} = 60 \text{ sec, } t_m = 10 \text{ sec,}$ partial discharge < 5 pC		1274	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}, t_{ini} = 60 \text{ sec, } t_m = 10 \text{ sec,}$ partial discharge < 5 pC		1019	V peak
Maximum Rated Transient Isolation Voltage		V <sub>IOTM</sub>	8000	V peak
Surge Isolation Voltage		V <sub>IOSM</sub>		
Basic	V peak = 12.8 kV, 1.2 μs rise time, 50 μs, 50% fall time		9850	V peak
Reinforced	V peak = 12.8 kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time		8000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Maximum Junction Temperature	_	Ts	150	°C
Total Power Dissipation at 25°C		Ps	2.77	W
Insulation Resistance at T <sub>s</sub>	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-11

#### RECOMMENDED OPERATING CONDITIONS

#### Table 6.

Parameter	Value
T <sub>J</sub>	−40°C to +125°C
Supply Voltages	
$V_{DD1}^{1}$	2.5 V to 6.5 V
$V_{DDA}$ and $V_{DDB}^2$	4.5 V to 35 V
Common-Mode Transient Immunity	
Static <sup>3</sup>	–150 kV/μs to +150 kV/μs
Dynamic⁴	–150 kV/μs to +150 kV/μs
Dead Time Resistor Range	10 kΩ to 500 kΩ

 $<sup>^{1}</sup>$  Referenced to GND $_{1}$ .

<sup>&</sup>lt;sup>2</sup>Referenced to GND<sub>A</sub> and GND<sub>B</sub>.

 $<sup>^3</sup>$  Static common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>8</sub> and GND<sub>8</sub> with the inputs held either high or low such that the output voltage remains either above  $0.8 \times V_{DDA}$  and  $V_{DD8}$  for output high or  $0.8 \ V$  for output low. Operation with transients above recommended levels can cause momentary data upsets.

 $<sup>^4</sup>$ Dynamic common-mode transient immunity is defined as the largest dv/dt between GND₁ and GNDß with the switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 7.

Parameter	Rating
Voltage Ranges	
Supply	
$V_{DD1}$	−0.2 V to +7 V
$V_{DDA}$ and $V_{DDB}$	−0.3 V to +40 V
Input <sup>1</sup> (V <sub>IA</sub> , V <sub>IB</sub> , PWM, and DISABLE)	−0.3 V to +7 V
Output <sup>2</sup>	
Voa	$-0.3 \text{ V to V}_{DDA} + 0.3 \text{ V}$
$V_{OB}$	$-0.3 \text{ V to V}_{DDB} + 0.3 \text{ V}$
V <sub>OA</sub> Transient for 200 ns	$-2 \text{ V to V}_{DDA} + 0.3 \text{ V}$
V <sub>OB</sub> Transient for 200 ns	$-2 \text{ V to V}_{DDB} + 0.3 \text{ V}$
Temperature Range	
Storage (T <sub>ST</sub> )	−55°C to +150°C
T <sub>J</sub>	-40°C to +125°C
Common-Mode Transients <sup>3</sup> (CM <sub>H</sub> , CM <sub>L</sub> )	−200 kV/µs to
	+200 kV/μs

 $<sup>^1</sup>$  Rating assumes  $V_{DD1}$  is above 2.5 V.  $V_{IA},\,V_{IB},$  and PWM are rated up to 6.5 V when  $V_{DD1}$  is unpowered.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to the PCB design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the junction to ambient thermal resistance, and  $\Psi_{JT}$  is the junction to top characterization parameter.

**Table 8. Thermal Resistance** 

Package Type <sup>1</sup>	θја	$\Psi_{JT}$	Unit
RI-16-2	45	16.67	°C/W

<sup>&</sup>lt;sup>1</sup> 4-layer PCB.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 9. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Rating	Unit	Constraint
AC Voltage			
Bipolar Waveform			
Basic Insulation	900	V peak	20 year minimum insulation lifetime per VDE-0884-11
Reinforced Insulation	849	V peak	20 year minimum insulation lifetime per VDE-0884-11
DC Voltage			
Basic Insulation	1660	V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60664-1,
			Pollution Degree 2, Material Group I
Reinforced Insulation	830	V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60664-1,
			Pollution Degree 2, Material Group I

<sup>&</sup>lt;sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

<sup>&</sup>lt;sup>2</sup> Referenced to GND<sub>A</sub> or GND<sub>B</sub>, maximum of 40 V.

<sup>&</sup>lt;sup>3</sup> Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum rating can cause latch-up or permanent damage.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADuM4221 Pin Configuration

Table 10. ADuM4221 Pin Function Descriptions

Pin No. <sup>1</sup>	Mnemonic	Description
1	V <sub>IA</sub>	Logic Input A.
2	V <sub>IB</sub>	Logic Input B.
3, 8	$V_{\text{DD1}}$	Input Supply Voltage.
4	GND₁	Ground Reference for Input Logic Signals.
5	DISABLE	Input Disable. The DISABLE pin disables the isolator inputs and refresh circuits.
6	DT	Dead Time Control Input. The resistor connected from the DT pin to ground sets the dead time between the output transitions.
7, 12, 13	NC	No Connect. Do not connect to these pins.
9	$GND_B$	Ground Reference for Output B.
10	V <sub>OB</sub>	Output B.
11	$V_{\text{DDB}}$	Output B Supply Voltage.
14	$GND_\mathtt{A}$	Ground Reference for Output A.
15	Voa	Output A.
16	$V_{DDA}$	Output A Supply Voltage.

 $<sup>^{1}</sup>$  Pin 3 and Pin 8 are internally connected. Connecting both the  $V_{DD1}$  pins to the  $V_{DD1}$  input supply is recommended.

Table 11. ADuM4221 Truth Table (Positive Logic with Dead Time)

DISABLE <sup>1</sup>	V <sub>IA</sub> Input <sup>1</sup>	V <sub>IB</sub> Input <sup>1</sup>	V <sub>DD1</sub> State	V <sub>DDA</sub> and V <sub>DDB</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
Low	Low	Low	Powered	Powered	Low	Low	Output transition begins after dead time expires
Low	Low	High	Powered	Powered	Low	High	Output transition begins after dead time expires
Low	High	Low	Powered	Powered	High	Low	Output transition begins after dead time expires
Low	High	High	Powered	Powered	Low	Low	Output transition begins after dead time expires
High	Χ	Χ	Powered	Powered	Low	Low	Device is disabled
X	X	X	Unpowered	Powered	Low	Low	Output returns to input state after V <sub>DD1</sub> power restoration
Χ	Χ	Χ	Powered	Unpowered	Low	Low	Output remains low

<sup>&</sup>lt;sup>1</sup> X means don't care.




Figure 6. ADuM4221-1 Pin Configuration

Table 12. ADuM4221-1 Pin Function Descriptions

Pin No. <sup>1</sup>	Mnemonic	Description
1	PWM	Logic Input.
2, 7, 12, 13	NC	No Connect. Do not connect to these pins.
3, 8	$V_{DD1}$	Input Supply Voltage.
4	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
5	DISABLE	Input Disable. The DISABLE pin disables the isolator inputs and refresh circuits.
6	DT	Dead Time Control Input. The resistor connected from the DT pin to ground sets the dead time between the output transitions.
9	$GND_{\mathtt{B}}$	Ground Reference for Output B.
10	$V_{OB}$	Inverting Output B.
11	$V_{DDB}$	Output B Supply Voltage.
14	$GND_\mathtt{A}$	Ground Reference for Output A.
15	Voa	Noninverting Output A.
16	$V_{DDA}$	Output A Supply Voltage.

 $<sup>^{1}</sup>$  Pin 3 and Pin 8 are internally connected. Connecting both the  $V_{DD1}$  pins to the  $V_{DD1}$  input supply is recommended.

Table 13. ADuM4221-1 Truth Table (PWM Input with Dead Time)

DISABLE <sup>1</sup>	PWM Input <sup>1</sup>	V <sub>DD1</sub> State	V <sub>DDA</sub> and V <sub>DDB</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
Low	Low	Powered	Powered	Low	High	Output transition begins after dead time expires
Low	High	Powered	Powered	High	Low	Output transition begins after dead time expires
High	х	Powered	Powered	Low	Low	Device is disabled
X	Х	Unpowered	Powered	Low	Low	Output returns to an input state after V <sub>DD1</sub> power restoration
Х	Х	Powered	Unpowered	Low	Low	Output remains low

<sup>&</sup>lt;sup>1</sup> X means don't care.




Figure 7. ADuM4221-2 Pin Configuration

Table 14. ADuM4221-2 Pin Function Descriptions

Pin No. <sup>1</sup>	Mnemonic	Description
1	VIA	Logic Input A.
2	V <sub>IB</sub>	Logic Input B.
3, 8	$V_{DD1}$	Input Supply Voltage.
4	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
5	DISABLE	Input Disable. The DISABLE pin disables the isolator inputs and refresh circuits.
6, 7, 12, 13	NC	No Connect. Do not connect to these pins.
9	$GND_B$	Ground Reference for Output B.
10	V <sub>OB</sub>	Output B.
11	$V_{\text{DDB}}$	Output B Supply Voltage.
14	GND <sub>A</sub>	Ground Reference for Output A.
15	Voa	Output A.
16	$V_{DDA}$	Output A Supply Voltage.

 $<sup>^{1}</sup>$  Pin 3 and Pin 8 are internally connected. Connecting both the  $V_{DD1}$  pins to the  $V_{DD1}$  input supply is recommended.

Table 15. ADuM4221-2 Truth Table (Positive Logic without Dead Time Control)

DISABLE <sup>1</sup>	V <sub>IA</sub> Input <sup>1</sup>	V <sub>IB</sub> Input <sup>1</sup>	V <sub>DD1</sub> State	V <sub>DDA</sub> and V <sub>DDB</sub> State	Voa Output	V <sub>OB</sub> Output	Notes	
Low	Low	Low	Powered	Powered	Low	Low	Not applicable	
Low	Low	High	Powered	Powered	Low	High	Not applicable	
Low	High	Low	Powered	Powered	High	Low	Not applicable	
Low	High	High	Powered	Powered	High	High	Not applicable	
High	Χ	Х	Powered	Powered	Low	Low	Device is disabled	
X	Х	X	Unpowered	Powered	Low	Low	Output returns to input state after V <sub>DD1</sub> power restoration	
X	Χ	Χ	Powered	Unpowered	Low	Low	Output remains low	

<sup>&</sup>lt;sup>1</sup> X means don't care.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Output Waveform for 2 nF Load and 3.9 Ω Series Gate Resistor with 15 V Output Supply




Figure 9. Output Waveform for 2 nF Load and 0  $\Omega$  Series Gate Resistor with 15 V Output Supply




Figure 10. Dead Time Operation Between Input and Output with 50 k $\Omega$  Dead Time Resistor (ADuM4221 Only)




Figure 11. Dead Time Operation Between Input and Output with 200 kΩ Dead Time Resistor and One Input Held High (ADuM4221 Only)




Figure 12. Dead Time Operation Between Input and Output with 50 k $\Omega$  Dead Time Resistor (ADuM4221-1 Only)




Figure 13. Input and Output Without Dead Time (ADuM4221-2 Only)




Figure 14. Input and Output Without Overlap Protection with One Input Held High (ADuM4221-2 Only)




Figure 15. Typical  $V_{DD1}$  Delay to Output Waveform,  $V_{lx} = V_{DD1}$  and  $PWM = V_{DD1}$  or  $GND_1$ 




Figure 16. Typical  $V_{DD2}$  Delay to Output Waveform,  $V_{Ix} = V_{DD1}$  and  $PWM = V_{DD1}$  or  $GND_1$  ( $V_{DD2}$  Refers to  $V_{DDA}$  or  $V_{DD8}$ )




Figure 17.  $V_{DD1}$  Current ( $I_{DD1}$ ) vs. Frequency for  $V_{DD1} = 3.3 \text{ V}$  and  $V_{DD1} = 5 \text{ V}$ , 50% Duty Cycle




Figure 18.  $V_{DD2}$  Current ( $I_{DD2}$ ) vs. Frequency for  $V_{DD2} = 5 V$ ,  $V_{DD2} = 10 V$ , and  $V_{DD2} = 15 V$ , 50% Duty Cycle, 2 nF Load ( $V_{DD2}$  Refers to  $V_{DDA}$  or  $V_{DDB}$ )




Figure 19.  $I_{DD1}$  vs. Duty Cycle for  $V_{DD1} = 2.5 V$  and  $V_{DD1} = 5 V$ ,  $V_{DD2} = 15 V$  ( $V_{DD2}$  Refers to  $V_{DDA}$  or  $V_{DDB}$ )




Figure 20.  $I_{DD2}$  vs. Duty Cycle for  $V_{DD2} = 5$  V,  $V_{DD2} = 10$  V, and  $V_{DD2} = 15$  V,  $V_{DD1} = 5$  V ( $V_{DD2}$  Refers to  $V_{DDA}$  or  $V_{DDB}$ )




Figure 21. Rise and Fall Time vs. Temperature with a 3.9  $\Omega$  Series Gate Resistor for a 2 nF Load and a 15 V Output Supply




Figure 22. Rise and Fall Time vs. Output Supply Voltage with a 3.9  $\Omega$  Series Gate Resistor for a 2 nF Load




Figure 23. Propagation Delay vs. Temperature




Figure 24. Propagation Delay vs. Input Supply Voltage, Rising and Falling,  $V_{DD2} = 15 \text{ V } (V_{DD2} \text{ Refers to } V_{DDA} \text{ or } V_{DDB})$ 




Figure 25. Propagation Delay vs. Output Supply Voltage, Rising and Falling,  $V_{DDI} = 5 V$ 




Figure 26. Channel to Channel Matching vs. Output Supply Voltage, Rising and Falling




Figure 27. Channel to Channel Matching vs. Temperature, Rising and Falling,  $V_{DD2} = 15 \text{ V} (V_{DD2} \text{ Refers to } V_{DDA} \text{ or } V_{DDB})$ 




Figure 28. Peak Output Current vs. Output Supply Voltage with a 2.2  $\Omega$  Series Gain Resistor




Figure 29. Output Resistance ( $R_{DS(ON)}$ ) vs. Output Supply Voltage for NMOS and PMOS,  $V_{DD1} = 5 \text{ V}$ 




Figure 30. R<sub>DS(ON)</sub> vs. Temperature for NMOS and PMOS

## THEORY OF OPERATION

Gate drivers are required where fast rise times of switching device gates are desired. The gate signal for most enhancement type power devices is referred to a source or emitter node. The gate driver must have the ability to follow this source or emitter node, necessitating isolation between the controlling signal and the output of the gate driver in topologies where the source or emitter nodes swing, such as a half bridge. Gate switching times are a function of the drive strength of the gate driver. Buffer stages before a CMOS output reduce the total delay time and increase the final drive strength of the driver.

The ADuM4221/ADuM4221-1/ADuM4221-2 each achieve isolation between the control side and output side of the gate driver by means of a high frequency carrier that transmits data across the isolation barrier using *i*Coupler chip scale transformer coils separated by layers of polyimide isolation. The encoding

scheme used by the ADuM4221/ADuM4221-1/ADuM4221-2 is a positive logic on/off keying (OOK), a high signal transmitted by the presence of the carrier frequency across the *i*Coupler chip scale transformer coils. Positive logic encoding ensures that a low signal is seen on the output when the input side of the gate driver is unpowered. A low state is the most common safe state in enhancement mode power devices, driving in situations where shoot through conditions can exist. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques such as differential coil layout. Figure 31 illustrates the OOK encoding used by the ADuM4221/ADuM4221-1/ADuM4221-2.




Figure 31. Operational Block Diagram of OOK Encoding ( $V_{IN}$  Is the Input Voltage,  $GND_2$  is  $GND_A$  or  $GND_B$ , and  $V_{OUT}$  Is the Output Voltage.)

# APPLICATIONS INFORMATION PCB LAYOUT

The ADuM4221/ADuM4221-1/ADuM4221-2 require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 32). Use a small ceramic capacitor with a value between 0.01  $\mu F$  and 0.1  $\mu F$  to provide a good high frequency bypass. On the output power supply pin,  $V_{\rm DDA}$  or  $V_{\rm DDB}$ , it is also recommended to add a 10  $\mu F$  capacitor to provide the charge required to drive the gate capacitance at the ADuM4221/ ADuM4221-1/ADuM4221-2 outputs. On the output supply pin, avoid the use of vias with a bypass capacitor or use multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must be as short as possible.




Figure 32. ADuM4221/ADum4221-1/ADuM4221-2 Recommended PCB Layout (Note Pin 6 Is NC for the ADuM4221-2)

#### PROPAGATION DELAY-RELATED PARAMETERS

The propagation delay parameter describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM4221/ADuM4221-1/ ADuM4221-2 specify the rising edge propagation delay ( $t_{DLH}$ ) as the time between the rising input high logic threshold ( $V_{IH}$ ) to the output rising ( $t_R$ ) 10% threshold (see Figure 33). Likewise, the falling edge propagation delay ( $t_{DHL}$ ) is the time between the input falling logic low threshold ( $V_{IL}$ ) and the output falling ( $t_F$ ) 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.




Figure 33. Propagation Delay Parameters

Channel to channel matching is the maximum amount that the propagation delay differs between channels within a single component.

Propagation delay skew is the maximum amount that the propagation delay differs between multiple components operating under the same conditions.

#### **PEAK CURRENT RATING**

The ADuM4221/ADuM4221-1/ADuM4221-2 each have two output channels, and each channel connects to the gate of the power device through an external series gate resistor. The output driver MOSFETs of the gate driver IC can source or sink more than 6 A (per  $V_{\rm OA}$  and  $V_{\rm OB}$ ). In a practical application, to control the drive strength and to spread the power dissipation of driving the gate to outside of the gate driver IC, standard external series gate resistors are used. The output current of the gate driver is shown in Figure 28 of the Typical Performance Characteristics section.

#### **PROTECTION FEATURES**

#### **TSD**

If the internal temperature of the ADuM4221/ADuM4221-1/ ADuM4221-2 exceeds 155°C (typical), these devices enter TSD. During the TSD time, the gate drive is disabled and the outputs,  $V_{\rm OA}$  and  $V_{\rm OB}$ , are driven low. When TSD occurs, the devices do not leave TSD until the internal temperature drops below 125°C (typical), at which time, the devices exit shutdown.

#### UVLO

The ADuM4221/ADuM4221-1/ADuM4221-2 each have UVLO protections for both the primary and secondary side of the devices. If either the primary or secondary side voltages are below the falling edge UVLO, the devices output a low signal. After the ADuM4221/ADuM4221-1/ADuM4221-2 are powered above the rising edge UVLO threshold, the devices output the signal found at the input. To account for small voltage source ripple, hysteresis is built into the UVLO. The primary side UVLO thresholds are common among all models.

#### **OUTPUT LOAD CHARACTERISTICS**

The output signals depend on the characteristics of the output load, which is typically an N channel MOSFET. The driver output response to an N channel MOSFET load with a gate voltage ( $V_{\text{GATE}}$ ) can be modeled with a switch output resistance ( $R_{\text{SW}}$ ), an inductance due to the PCB trace ( $L_{\text{TRACE}}$ ), a series gate resistor ( $R_{\text{GATE}}$ ), and a gate to source capacitance ( $C_{\text{GS}}$ ), as shown in Figure 34.




Figure 34. Resistor, Inductor, and Capacitor (RLC) Model of the Gate of an N Channel MOSFET

 $R_{SW}$  is the switch resistance of the internal driver output, which is approximately 2  $\Omega.$   $R_{GATE}$  is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of approximately 1  $\Omega$  and a  $C_{GS}$  of between 2 nF and 10 nF.  $L_{TRACE}$  is the inductance of the PCB trace, typically a value of 5 nH or less for a well designed layout with a short and wide connection from the ADuM4221/ADuM4221-1/ADuM4221-2 output to the gate of the MOSFET. The following equation defines the Q factor of the RLC circuit, which indicates how the output responds to a step change. For a well damped output, Q is less than 1.

$$Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}$$

Output ringing is reduced by adding a series gate resistance to dampen the response. The waveforms in Figure 8 show a correctly damped example with a 2 nF load and a 3.9  $\Omega$  external series gate resistor. The waveforms in Figure 9 show an underdamped example with a 2 nF load and a 0  $\Omega$  external series gate resistor.

#### ADJUSTABLE DEAD TIME CONTROL

The ADuM4221/ADuM4221-1 include overlap protection such that the gate driver outputs ( $V_{OA}$  and  $V_{OB}$ ) cannot simultaneously go high even if both inputs are high. Additionally, the ADuM4221/ ADuM4221-1 also have a dead time control pin (DT) that can adjust the delay between the output high-side and low-side transitions by using a single resistor between the DT pin and ground (see Figure 38). The relationship between the dead time resistor ( $R_{DT}$ ) and the obtained dead time is shown in Figure 35.




Figure 35. Dead Time vs. RDT

Use the following equation to calculate the required amount of dead time:

$$DT$$
 (ns)  $\approx 5 \times R_{DT}$  (k $\Omega$ )

The  $V_{OA}$  and  $V_{OB}$  pins react to the  $V_{IA}$  and  $V_{IB}$  pins for the ADuM4221 only or the PWM pin for the ADuM4221-1 only depending on the dead time value set by the  $R_{DT}$  resistor. The DT pin controls the edge transitions between  $V_{OA}$  and  $V_{OB}$ . Dead time only affects the rising edge transition of the gate drive signal, and the dead time operation is shown in Figure 36 for the ADuM4221 and in Figure 37 for the ADuM4221-1.




Figure 36. Dead Time Operation for the Different Input Transitions for the ADuM4221




Figure 37. Dead Time Operation for the Different Input Transitions for the ADuM4221-1

#### **BOOTSTRAPPED, HALF BRIDGE OPERATION**

The ADuM4221/ADuM4221-1/ADuM4221-2 are well suited for operating two output gate signals referenced to separate grounds, as in the case for a half bridge configuration. Because isolated auxiliary supplies are often expensive, it is beneficial to reduce the amount of supplies.

One method to reduce power supplies is to use a bootstrapped configuration for the high-side supply of the ADuM4221 (see Figure 38). A similar setup can also be obtained for the ADuM4221-1/ADuM4221-2. In this topology, the decoupling

capacitor ( $C_A$ ) acts as the energy storage for the high-side supply and is filled whenever the low-side switch is closed, bringing  $GND_A$  to  $GND_B$ . During the  $C_A$  charging time, control the dv/dt of the  $V_{DDA}$  voltage to reduce the possibility of glitches on the output. To control the dv/dt of the  $V_{DDA}$  voltage, introduce a series resistance ( $R_{BOOT}$ ) into the  $C_A$  charging path.

Note that in Figure 38,  $D_{\text{BOOT}}$  is the bootstrapped diode,  $C_{\text{DD1}}$  is the decoupling capacitor on the input side, and  $C_{\text{B}}$  is the decoupling capacitor for the driver low-side supply.




Figure 38. Bootstrapped, Half Bridge Operation Circuit for the ADuM4221

#### **POWER DISSIPATION**

When driving a MOSFET or IGBT gate, the driver must dissipate power. This power is not insignificant and can lead to TSD if considerations are not made. The gate of an IGBT can be approximately simulated as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance of a given MOSFET or IGBT, C<sub>ISS</sub>, and multiply this capacitance by a factor of 3 to 5 to arrive at a conservative estimate of the approximate load being driven. With this value, the estimated total power dissipation in the system due to the switching action is given by

$$P_{DISS} = C_{EST} \times (V_{DD2} - GND_2)^2 \times f_{SW}$$

where:

 $C_{EST} = C_{ISS} \times 5$ .

 $V_{\text{DD2}}$  is  $V_{\text{DDA}}$  or  $V_{\text{DDB}}$ 

GND<sub>2</sub> is GND<sub>A</sub> or GND<sub>B</sub>.

f<sub>SW</sub> is the switching frequency of the IGBT.

Alternately, use the gate charge as follows:

$$P_{DISS} = Q_G \times (V_{DD2} - GND_2) \times f_{SW}$$

where  $Q_G$  is the total gate charge of the devices being driven. This power dissipation is shared between the internal on resistances of the internal gate driver switches and the external gate resistances,  $R_{GON}$  and  $R_{GOFF}$ . The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the ADuM4221/ADuM4221-1/ADuM4221-2 devices.

$$P_{DISS\_ADuM4221}/P_{DISS\_ADuM4221-1}/P_{DISS\_ADuM4221-2} = P_{DISS} \times 0.5(R_{DSON\_P}/(R_{GON} + R_{DSON\_P}) + 0.5(R_{DSON\_N}/(R_{GOFF} + R_{DSON\_N}))$$

Take the power dissipation found inside the chip and multiply it by  $\theta_{IA}$  to see the rise above ambient temperature that the ADuM4221/ADuM4221-1/ADuM4221-2 experience, then multiply this value by two because there are two channels.

$$\begin{split} T_{ADuM4221}/T_{ADuM4221-1}/T_{ADuM4221-2} &= \theta_{JA} \times 2 \times \\ P_{DISS\_ADuM4221}/P_{DISS\_ADuM4221-1}/P_{DISS\_ADuM4221-2} &+ T_{A} \end{split}$$

For the devices to remain within specification,  $T_{ADuM4221}/T_{ADuM4221-1}/T_{ADuM4221-2}$  must not exceed 125°C. If  $T_{ADuM4221}/T_{ADuM4221-1}/T_{ADuM4221-2}$  exceeds the TSD rising edge, the devices enter TSD, and the output remains low until the TSD falling edge is crossed.

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

The ADuM4221/ADuM4221-1/ADuM4221-2 are resistant to external magnetic fields. The limitation on the ADuM4221/ADuM4221-1/ADuM4221-2 magnetic field immunity is set by the condition in which the induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which falsely set or reset of the decoder can occur (see Figure 39 and Figure 40).




Figure 39. Maximum Allowable External Magnetic Flux Density




Figure 40. Maximum Allowable Current for Various Current to ADuM4221/ADuM4221-1/ADuM4221-2 Spacings

Rev. B | Page 21 of 24

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM4221/ADuM4221-1/ADuM4221-2.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values detailed in Table 9 summarize the peak voltage for 20 years of service life for a bipolar ac operating condition, and the maximum CSA and VDE approved working voltages. In many cases, the approved working voltage is higher than the 20 year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM4221/ADuM4221-1/ADuM4221-2 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 41, Figure 42, and Figure 43 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst condition for *i*Coupler products and is the 20 year operating lifetime that Analog Devices recommends for the maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. Unipolar ac or dc voltage operation allows operation at higher working voltages while still achieving a 20 year service life. Any cross insulation voltage waveform that does not conform to Figure 42 or Figure 43 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 20 year lifetime voltage value listed in Table 9.

The voltage presented in Figure 42 is shown as sinusoidal for illustration purposes only. This voltage is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



## **OUTLINE DIMENSIONS**




Figure 44. 16-Lead Standard Small Outline Package with Increased Creepage [SOIC\_IC] (RI-16-2)

Dimensions shown in millimeters

#### **ORDERING GUIDE**

		Minimum	Adjustable	Temperature	Package	Package	Ordering
Model <sup>1</sup>	Inputs	Output Voltage (V)	Dead Time	Range	Description	Option	Quantity
ADuM4221ARIZ	$V_{\text{IA}}$ , $V_{\text{IB}}$	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221ARIZ-RL	V <sub>IA</sub> , V <sub>IB</sub>	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221BRIZ	$V_{IA}, V_{IB}$	7.5	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221BRIZ-RL	V <sub>IA</sub> , V <sub>IB</sub>	7.5	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221CRIZ	$V_{IA}, V_{IB}$	11.6	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221CRIZ-RL	V <sub>IA</sub> , V <sub>IB</sub>	11.6	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221-1ARIZ	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-1ARIZ-RL	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221-1BRIZ	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-1BRIZ-RL	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221-1CRIZ	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-1CRIZ-RL	PWM	4.5	Yes	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000

Model <sup>1</sup>	Inputs	Minimum Output Voltage (V)	Adjustable Dead Time	Temperature Range	Package Description	Package Option	Ordering Quantity
ADuM4221-2ARIZ	VIA, VIB	4.5	No	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-2ARIZ-RL	$V_{IA}$ , $V_{IB}$	4.5	No	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221-2BRIZ	$V_{IA}$ , $V_{IB}$	7.5	No	−40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-2BRIZ-RL	$V_{IA}$ , $V_{IB}$	7.5	No	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
ADuM4221-2CRIZ	$V_{IA}$ , $V_{IB}$	11.6	No	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2	1
ADuM4221-2CRIZ-RL	V <sub>IA</sub> , V <sub>IB</sub>	11.6	No	-40°C to +125°C	16-Lead SOIC_IC, 13" Tape and Reel	RI-16-2	1,000
EVAL-ADuM4221EBZ					Evaluation Board		
EVAL-ADuM4221-1EBZ					Evaluation Board		
EVAL-ADuM4221-2EBZ					Evaluation Board		

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.