











CSD16401Q5

SLPS200C - AUGUST 2009 - REVISED JANUARY 2018

CSD16401Q5 25-V N-Channel NexFET™ Power MOSFET

Features

- Ultra-Low Q_g and Q_{gd}
- Low Thermal Resistance
- Avalanche Rated
- SON 5-mm × 6-mm Plastic Package


Applications


- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom and Computing Systems
- Optimized for Synchronous FET Applications

3 Description

This 25-V, 1.3-m Ω , 5-mm × 6-mm SON NexFETTM power MOSFET has been designed to minimize losses in power conversion applications.

Top View





Product Summary

$T_A = 25^\circ$	С	VAL	UNIT				
V_{DS}	Drain-to-Source Voltage 25						
Q_g	Gate Charge, Total (4.5 V) 21						
Q_{gd}	Gate Charge, Gate-to-Drain	5.2	nC				
В	Drain-to-Source	V _{GS} = 4.5 V	1.8	mC			
R _{DS(on)}	On-Resistance	V _{GS} = 10 V 1.3		mΩ			
$V_{GS(th)}$	Threshold Voltage	1.5	5	٧			

Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD16401Q5	13-Inch Reel	2500	SON 5.00-mm × 6.00-mm Plastic Package	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	25	V
V_{GS}	Gate-to-Source Voltage	-12 to 16	V
	Continuous Drain Current (Package Limited)	100	
I_D	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	261	Α
	Continuous Drain Current ⁽¹⁾	38	
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	240	Α
В	Power Dissipation ⁽¹⁾	3.1	w
P _D	Power Dissipation, T _C = 25°C	156	VV
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C
E _{AS}	Avalanche Energy, Single Pulse I_D = 100 A, L = 0.1 mH, R_G = 25 Ω	500	mJ

- $R_{\theta JA}=40^{\circ} C/W$ on 1-in² (6.45-cm²) Cu 2-oz (0.071-mm) thick on 0.06-in (1.52-mm) thick FR4 PCB.
- Max $R_{\theta JC}$ = 0.8°C/W, pulse duration ≤ 100 µs, duty cycle ≤ 1%.

Gate Charge






Table of Contents

2 3 4	Features Applications Description Revision History Specifications 5.1 Electrical Characteristics 5.2 Thermal Information 5.3 Typical MOSFET Characteristics Device and Documentation Support	1 1 2 3 3 7	6.2 6.3 6.4 6.5 Med Info 7.1 7.2	Receiving Notification of Documentation Updates Community Resources
-------------	--	----------------------------	--	---

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	nges from Revision B (August 2015) to Revision C Page								
•	Added V _{DS} = 5 V to Figure 3								
<u>. </u>	Added Receiving Notification of Documentation Updates section								
Ch	anges from Revision A (September 2010) to Revision B Page								
•	Added part number to title								
•	Enhanced <i>Description</i>								
	Added Device and Documentation Support section and Mechanical, Packaging, and Orderable Information section 1								
•	Updated pulsed current								
•	Updated Figure 1 to a normalized R _{0JC} curve								
•	Updated the SOA in Figure 105								
Ch	anges from Original (August 2009) to Revision A Page								
•	Deleted environmental bullets from Features list								
	Deleted Package Marking Information section at the end of the data sheet.								



5 Specifications

5.1 Electrical Characteristics

 $T_{\Lambda} = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	25			V
I _{DSS}	Drain-to-source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}$			1	μΑ
I _{GSS}	Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = -12 \text{ V to } 16 \text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.2	1.5	1.9	V
В	Drain to course an registeres	$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		1.8	2.3	~ 0
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10 V, I _D = 40 A		1.3	1.6	mΩ
9 _{fs}	Transconductance	V _{DS} = 15 V, I _D = 40 A		168		S
DYNAMI	IC CHARACTERISTICS		*		•	
C _{ISS}	Input capacitance			3150	4100	pF
C _{OSS}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 12.5 \text{ V}, f = 1 \text{ MHz}$		2530	3300	pF
C _{RSS}	Reverse transfer capacitance			175	230	pF
Rg	Series gate resistance			1.2	2.4	Ω
Q_g	Gate charge total (4.5 V)			21	29	nC
Q _{gd}	Gate charge, gate-to-drain	V 10.5 V ID 10.A		5.2		nC
Q _{gs}	Gate charge, gate-to-source	V _{DS} = 12.5 V, ID = 40 A		8.3		nC
Qg(th)	Gate charge at Vth			4.8		nC
Q _{OSS}	Output charge	V _{DS} = 15 V, V _{GS} = 0 V		55		nC
t _{d(on)}	Turnon delay time			16.6		ns
t _r	Rise time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _D = 40 A		30		ns
t _{d(off)}	Turnoff delay time	$R_G = 2 \Omega$		20		ns
t _f	Fall time			12.7		ns
DIODE O	CHARACTERISTICS		<u> </u>		• • • • • • • • • • • • • • • • • • •	
V _{SD}	Diode forward voltage	I _S = 40 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse recovery charge	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, di/dt = 300 \text{ A}/\mu\text{s}$		72		nC
t _{rr}	Reverse recovery time	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, di/dt = 300 \text{ A}/\mu\text{s}$		45		ns


5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise noted)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal resistance, junction-to-case (1)			0.8	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient (1)(2)			50	°C/W

R_{θ,JC} is determined with the device mounted on a 1-in (2.54-cm) square, 2-oz(0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R_{θ,JC} is specified by design, whereas R_{θ,JA} is determined by the user's board design.
 Device mounted on FR4 material with 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.






Max $R_{\theta JA} = 50^{\circ}\text{C/W}$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise noted)



Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)





Figure 6. Threshold Voltage vs Temperature

Figure 7. On-Resistance vs Gate Voltage

NSTRUMENTS

Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)








Figure 8. On-Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single-Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2009-2018, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.





7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5 Package Dimensions










M0140-01

DIM	MIL	LIMETERS		INCHES				
DIM	MIN	TYP	MAX	MIN	TYP	MAX		
Α	0.950		1.050	0.037		0.039		
b	0.360		0.460	0.014		0.018		
С	0.150		0.250	0.006		0.010		
c1	0.150		0.250	0.006		0.010		
D1	4.900		5.100	0.193		0.201		
D2	4.320		4.520	0.170		0.178		
E	4.900		5.100	0.193		0.201		
E1	5.900		6.100	0.232		0.240		
E2	3.920		4.12	0.154		0.162		
е		1.27			0.050			
K	0.760			0.030				
L	0.510		0.710	0.020		0.028		
θ	0.00				·			



7.2 Recommended PCB Pattern




DIM	MILLIMETERS	INCHES			
DIM	MIN M	MIN	MAX		
F1	6.205 6.3	0.244	0.248		
F2	4.460 4.5	0.176	0.180		
F3	4.460 4.5	0.176	0.180		
F4	0.650 0.7	0.026	0.028		
F5	0.620 0.6	0.024	0.026		
F6	0.630 0.6	0.025	0.027		
F7	0.700 0.8	0.028	0.031		
F8	0.650 0.7	0.026	0.028		
F9	0.620 0.6	0.024	0.026		
F10	4.900 5.0	0.193	0.197		
F11	4.460 4.5	0.176	0.180		

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

Copyright © 2009–2018, Texas Instruments Incorporated



7.3 Q5 Tape and Reel Information



Notes:

- 1. 10-sprocket hole pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black, static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.
- 6. MSL1 260°C (IR and convection) PbF reflow compatible.

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16401Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples
CSD16401Q5T	ACTIVE	VSON-CLIP	DQH	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated