



12-BIT, 3-MSPS, MICROPOWER, MINIATURE SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 3-MHz Sample Rate Serial Device
- 12-Bit Resolution
- Zero Latency
- 48-MHz Serial Interface
- Supply Range: 2.7 V to 5.5 V
- Low Power Dissipation:
 - 6.45 mW at 3-V V_{DD}, 2 MSPS
 - 13.5 mw at 5-V V_{DD}, 3 MSPS
- ±0.6 LSB INL, ±0.5 LSB DNL
- 72 dB SINAD, –84 dB THD
- Unipolar Input Range: 0 V to V_{DD}
- Power-Down Current: 1 μA
- Wide Input Bandwidth: 30 MHz at 3 dB
- 6-Pin SOT23 Package

APPLICATIONS

- Base Band Converters in Radio Communication
- Motor Current/Bus Voltage Sensors in Digital Drives
- Optical Networking (DWDM, MEMS Based Switching)
- Optical Sensors
- Battery Powered Systems
- Medical Instrumentations
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

DESCRIPTION

The ADS7883 is a 12-bit, 3-MSPS analog-to-digital converter (ADC). The device includes a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in the device is controlled by the $\overline{\text{CS}}$ and SCLK signals for glueless connections with microprocessors and DSPs. The input signal is sampled with the falling edge of $\overline{\text{CS}}$, and SCLK is used for conversion and serial data output.

The device operates from a wide supply range from 2.7 V to 5.5 V. The low power consumption of the device makes it suitable for battery-powered applications. The device also includes a power saving power-down feature for when the device is operated at lower conversion speeds.

The high level of the digital input to the device is not limited to device V_{DD} . Therefore the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are received from another circuit with different supply levels. This also reduces restrictions on power-up sequencing.

The ADS7883 is available in a 6-pin SOT23 package and is specified for operation from -40°C to 125°C.

MicroPower Miniature SAR Converter Family

BIT	< 300 KSPS	300 KSPS – 1.25 MSPS		3 MSPS	
10 Dit	ADC7066 (1.2.V) +c.2.6.V)	ADS7866 (1.2 V _{DD} to 3.6 V _{DD}) ADS7886 (2.35 V _{DD} to 5.25 V _{DD}) ADS7883		3 MSPS for 4.5 V_{DD} to 5.5 V_{DD}	
12-Bit	ADS7866 (1.2 V _{DD} to 3.6 V _{DD})	ADS/866 (2.35 V _{DD} to 5.25 V _{DD})	AD37003	2 MSPS for 2.7 V_{DD} to 4.5 V_{DD}	
10-Bit	ADS7867 (1.2 V _{DD} to 3.6 V _{DD})	ADS7887 (2.35 V _{DD} to 5.25 V _{DD})	ADS7884 (2.7 V _{DD} to 5.5 V _{DD})		
8-Bit	ADS7868 (1.2 V _{DD} to 3.6 V _{DD})	ADS7888 (2.35 V _{DD} to 5.25 V _{DD})	ADS7885 (2.7 V _{DD} to 5.5 V _{DD})		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

SLAS594-JULY 2008 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PACKAGE/ORDERING INFORMATION(1)

DEVICE	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNAT OR	TEMPERATURE RANGE	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
AD679936B	DS7883SB ±1 ±1 12			7883	ADS7883SBDBVT	Small Tape and Reel 250			
AD3/6633B		ΞI	12	6-Pin SOT23	DBV	–40°C to 125°C	7883	ADS7883SBDBVR	Large Tape and Reel 3000
AD070000	10	10	11			_40°C to 125°C	7883	ADS7883SDBVT	Small Tape and Reel 250
ADS7883S	±2	±2	11				7883	ADS7883SDBVR	Large Tape and Reel 3000

For most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		UNIT		
+IN to AGND		-0.3 V to +V _{DD} +0.3 V		
+V _{DD} to AGND		–0.3 V to 7.0 V		
Digital input voltage to GND		-0.3 V to (7.0 V)		
Digital output to GND		-0.3 V to (+V _{DD} + 0.3 V)		
Operating temperature range		-40°C to 125°C		
Storage temperature range		−65°C to 150°C		
Junction temperature (T _J Max)		150°C		
Power dissipation, SOT23 packa	ge	(T _J Max–T _A)/θ _{JA}		
Thermal impedance, θ _{JA}	SOT23	295.2°C/W		
Load tamparatura, caldoring	Vapor phase (60 sec)	215°C		
Lead temperature, soldering	Infrared (15 sec)	220°C		

⁽¹⁾ Stresses above those listed under *absolute maximum ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

ELECTRICAL SPECIFICATIONS

 V_{DD} = 2.7 V to 5.5 V, T_A = -40°C to 125°C, f_{sample} = 2 MSPS for V_{DD} = 2.7 V to 4.5 V, f_{sample} = 3 MSPS for V_{DD} = 4.5 V to 5.5 V

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G INPUT						
	Full-scale input voltage s	pan ⁽¹⁾		0		V_{DD}	٧
	Absolute input voltage ra	inge	+IN	-0.2		V _{DD} +0.2	V
CI	Input capacitance (2)				27		pF
I _{IIkg}	Input leakage current		T _A = 125°C		40		nA
SYSTE	M PERFORMANCE			-			.1
	Resolution				12		Bits
-	ADS7883SB			12			D.:
	No missing codes	ADS7883S		11			Bits
		ADS7883SB		-1	±0.6	1	/3
INL	Integral nonlinearity	ADS7883S		-2	±0.75	2	LSB ⁽³⁾
		ADS7883SB		-1	±0.5	1	
DNL	Differential nonlinearity	ADS7883S		-2	±0.75	2	LSB
E _O	Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾			-3	±0.2	3	
E _G	Gain error ⁽⁵⁾			-3.5	±0.3	3.5	LSB
-	ING DYNAMICS						
			32-MHz SCLK, V _{DD} = 3 V	398	422		
	Conversion time Acquisition time Maximum throughput rate		48-MHz SCLK, V _{DD} = 5 V	265	281		ns
			32-MHz SCLK, V _{DD} = 3 V	78	201		
			48-MHz SCLK, V _{DD} = 5 V	52			ns
			32-MHz SCLK, V _{DD} = 2.7 V to 4.5 V	32		2	
			48-MHz SCLK, V _{DD} = 4.5 V to 5.5 V			3	MHz
	Aporturo dolay		40-1011 12 30LN, VDD = 4.3 V 10 3.3 V	10			ns
DVNAM	Aperture delay				10		115
	Total harmonic distortion	(7)	f 100 kHz		0.4		٩D
THD	Total narmonic distortion	(*)	f _I = 100 kHz	00	-84		dB
SINAD	Signal-to-noise and disto	rtion	f _I = 100 kHz, ADS7883SB	69	72		dB
0555			f _I = 100 kHz, ADS7883S	68	70		
SFDR	Spurious free dynamic ra	ange	f _I = 100 kHz		86		dB
	Full power bandwidth		At –3 dB	30			MHz
	L INPUT/OUTPUT			1			1
Logic fa	mily — CMOS						
V_{IH}	High-level input voltage		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	1.5		5.5	V
""			V _{DD} = 3.6 V to 5.5 V	2.2		5.5	
V_{IL}	Low-level input voltage		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.4	V
	<u> </u>		V _{DD} = 3.6 V to 5.5 V	0.			v
V_{OH}	High-level output voltage		At I _{source} = 200 μA	V _{DD} -0.2			V
V_{OL}	Low-level output voltage		At $I_{sink} = 200 \mu A$			0.4	٧
POWER	R SUPPLY REQUIREMENT	rs					
$+V_{DD}$	Supply voltage			2.7	3.3	5.5	٧

- (1) Ideal input span; does not include gain or offset error
- Refer to Figure 24 for details on sampling circuit
- LSB means least significant bit
- (4) Measured relative to an ideal full-scale input
- (5)
- Offset error and gain error ensured by characterization First transition of 000H to 001H at $(V_{ref}/2^{10})$ Calculated on the first nine harmonics of the input frequency

SLAS594-JULY 2008 www.ti.com





ELECTRICAL SPECIFICATIONS (continued)

 V_{DD} = 2.7 V to 5.5 V, T_{A} = -40°C to 125°C, f_{sample} = 2 MSPS for V_{DD} = 2.7 V to 4.5 V, f_{sample} = 3 MSPS for V_{DD} = 4.5 V to 5.5 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	At V _{DD} = 3 V, 2-MSPS throughput	2.15	3	
Cupply ourrent (permet made)	At V _{DD} = 3 V, Static state	1.8		mA
Supply current (normal mode)	At $V_{DD} = 5 V$, 3-MSPS throughput	2.7	4	IIIA
	At V _{DD} = 5 V, Static state	2		
Dower down state cumply current	SCLK off		1	
Power-down state supply current	SCLK on (48 MHz)	90	250	μΑ
Dower dissination	V _{DD} = 5 V, 3 MSPS	13.5	20	mW
Power dissipation	V _{DD} = 3 V, 2 MSPS	6.45		IIIVV
Dower dissination in static state	$V_{DD} = 5 V$	10	12.5	mW
Power dissipation in static state	$V_{DD} = 3 V$	5.4		IIIVV
Power-down time			0.1	μs
Power-up time			0.8	μs
TEMPERATURE RANGE				
Specified performance		-40	125	°C

TIMING REQUIREMENTS (see Figure 21)

All specifications typical at $T_A = -40$ °C to 125 °C, $V_{DD} = 2.7$ V to 5.5 V, unless otherwise specified.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT			
	O-manifest time	V _{DD} = 3 V			13.5 × t _{SCLK}				
conv	Conversion time	V _{DD} = 5 V			13.5 × t _{SCLK}	ns			
	A socialities along	V _{DD} = 3 V	78						
acq	Aquisition time	V _{DD} = 5 V	52			ns			
	Minimum quiet time needed from bus 3-state to start	V _{DD} = 3 V	10						
q	of next conversion	V _{DD} = 5 V	10			ns			
	Delevitine GG levite first data (0) aut	V _{DD} = 3 V		9	15				
d1	Delay time, $\overline{\text{CS}}$ low to first data (0) out	V _{DD} = 5 V		8	11	ns			
	Setup time CS low to SCLV low	$V_{DD} = 3 V$	7						
su1	Setup time, CS low to SCLK low	V _{DD} = 5 V	5			ns			
	Delay time, SCLK falling to SDO	V _{DD} = 3 V		11	20				
d2		V _{DD} = 5 V		9	12	ns			
	Hald Co. 2 (2017) (-11/2 - 12 - 12 - 12 - 12 (2)	V _{DD} < 3 V	5.5			no			
h1	Hold time, SCLK falling to data valid ⁽²⁾	V _{DD} > 5 V	4			ns			
	Delay time 16th CCI I/ falling adap to CDO 2 state	V _{DD} = 3 V		9	15				
d3	Delay time, 16th SCLK falling edge to SDO 3-state	V _{DD} = 5 V		8	11	ns			
	Pulse duration, $\overline{\text{CS}}$	V _{DD} = 3 V	10			no			
w1	ruise duration, OS	$V_{DD} = 5 V$	10			ns			
	Delay time CS high to SDO 2 state	$V_{DD} = 3 V$		9	15	20			
d4	Delay time, \overline{CS} high to SDO 3-state,	V _{DD} = 5 V		8	11	ns			
	Pulse duration, SCLK high	V _{DD} = 3 V	0.45 × t _{SCLK}			no			
νH	Fuise duration, SOLN night	V _{DD} = 5 V	0.45 × t _{SCLK}			ns			
	Pulso duration SCLK law	V _{DD} = 3 V	0.45 × t _{SCLK}	200					
wL	Pulse duration, SCLK low	V _{DD} = 5 V	0.45 × t _{SCLK}			ns			

^{(1) 3-}V Specifications apply from 2.7 V to 3.6 V, and 5-V specifications apply from 4.5 V to 5.5 V.

4

⁽²⁾ With 10-pf load.


TIMING REQUIREMENTS (see Figure 21) (continued)

All specifications typical at $T_A = -40$ °C to 125 °C, $V_{DD} = 2.7$ V to 5.5 V, unless otherwise specified.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
	Fraguency SCLV	$V_{DD} = 2.7 \text{ V to } 4.5 \text{ V}$			32	MHz
	Frequency, SCLK	V _{DD} = 4.5 V to 5.5 V			48	IVITZ
	Delay time, second falling edge of clock and $\overline{\text{CS}}$ to	$V_{DD} = 3 V$	-2		4	
t _{d5}	enter in powerdown (use min spec not to accidently enter in powerdown) see Figure 22	V _{DD} = 5 V	-2		3	ns
	Delay time, CS and 10th falling edge of clock to enter	V _{DD} = 3 V	-2		4	
t _{d6}	in powerdown (use max spec not to accidently enter in powerdown) see Figure 22	V _{DD} = 5 V	-2		3	ns

DEVICE INFORMATION

SOT23 PACKAGE (TOP VIEW)




TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
V_{DD}	1	-	Power supply input, also acts like a reference voltage to ADC.						
GND	2	-	Ground for power supply, all analog and digital signals are referred with respect to this pin.						
VIN	3	I	Analog signal input						
SCLK	4	I	Serial clock						
SDO	5	0	Serial data out						
CS	6	I	Chip select signal, active low						

Product Folder Link(s): ADS7883




TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS (continued)






TYPICAL CHARACTERISTICS (continued)







NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 21. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains two leading zeros, followed by 12-bit data in MSB first format and padded by two lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a second zero is clocked out on the first falling edge of the clock. Data is in MSB first format with the MSB being clocked out on the 2nd falling edge. Data is padded with two lagging zeros as shown in Figure 21. The conversion ends on the first rising edge of SCLK after the 13th falling edge. At this point the device enters the acquisition phase. This point is indicated by **b** in Figure 21.

Figure 21 shows the device data is read in a sixteen clock frame. However, \overline{CS} can be asserted (pulled high) any time after point **b**. SDO goes to 3-state with the \overline{CS} high level. The next conversion should not be started (by pulling \overline{CS} low) until the end of the quiet sampling time (t_q) after SDO goes to 3-state or until the minimum acquisition time (t_{acq}) has elapsed. To continue normal operation, it is necessary that \overline{CS} is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to the Power-Down Mode section for more details.) \overline{CS} going high any time during the conversion aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are received from another circuit with different supply levels. Also, this relaxes the restriction on power-up sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the Electrical Specifications table.




Figure 21. Interface Timing Diagram

POWER-DOWN MODE

The device enters power-down mode if $\overline{\text{CS}}$ goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. An ongoing conversion stops and SDO goes to 3-state under this power-down condition as shown in Figure 22.




Figure 22. Entering Power-Down Mode

SLAS594-JULY 2008 www.ti.com

TEXAS INSTRUMENTS

A dummy cycle with \overline{CS} low for more than 10 SCLK falling edges brings the device out of power-down mode. For the device to reach the fully powered up condition requires 0.8 μs . \overline{CS} can be pulled high any time after the 10th falling edge as shown in Figure 23. Note that the power-up time of 0.8 μs is more than a single conversion cycle at 3-MSPS speed. This means the device requires three dummy conversion frames at 3-MSPS speed or one elongated dummy conversion frame. The data during the dummy conversion frames is invalid.




Figure 23. Exiting Power-Down Mode

APPLICATION INFORMATION




Figure 24. Typical Equivalent Sampling Circuit

Driving the VIN and V_{DD} Pins

The VIN input to the ADS7883 should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds 200 Ω , using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the ADS7883 A/D converter is derived from the supply voltage internally. The device offers limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1- μ F storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7883 draws very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like the REF5030 or REF5050. The ADS7883 can operate with a wide range of supply voltages. The actual choice of the reference voltage generator depends upon the system. Figure 26 shows one possible application circuit.
- A low-pass filtered version of the system supply followed by a buffer like the zero-drift OPA735 can also be
 used in cases where the system power supply is noisy. Care should be taken to ensure that the voltage at the
 V_{DD} input does not exceed 7 V (especially during power up) to avoid damage to the converter. This can be
 done easily using single supply CMOS amplifiers like the OPA735. Figure 27 shows one possible application
 circuit.




Figure 25. Supply/Reference Decoupling Capacitors




Figure 26. Using the REF5030/REF5050 Reference

SLAS594-JULY 2008 www.ti.com






Figure 27. Buffering with the OPA735





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADS7883SBDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SBDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7883	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7883SBDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7883SBDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7883SDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADS7883SDBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 5-Jan-2021




*All dimensions are nominal

7 III GIITTOTTOTOTTO GIOTTOTTITTGI												
Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)					
ADS7883SBDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0					
ADS7883SBDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0					
ADS7883SDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0					
ADS7883SDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0					



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated